Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

GS882V37BB Datasheet(PDF) 1 Page - GSI Technology

Part # GS882V37BB
Description  256K x 36 9Mb SCD/DCD Sync Burst SRAM
Download  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  GSI [GSI Technology]
Direct Link  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS882V37BB Datasheet(HTML) 1 Page - GSI Technology

  GS882V37BB Datasheet HTML 1Page - GSI Technology GS882V37BB Datasheet HTML 2Page - GSI Technology GS882V37BB Datasheet HTML 3Page - GSI Technology GS882V37BB Datasheet HTML 4Page - GSI Technology GS882V37BB Datasheet HTML 5Page - GSI Technology GS882V37BB Datasheet HTML 6Page - GSI Technology GS882V37BB Datasheet HTML 7Page - GSI Technology GS882V37BB Datasheet HTML 8Page - GSI Technology GS882V37BB Datasheet HTML 9Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 27 page
background image
GS882V37BB/D-360/333/300
256K x 36
9Mb SCD/DCD Sync Burst SRAM
360 MHz–300 MHz
1.8 V VDD
1.8 V I/O
119- & 165-Bump BGA
Commercial Temp
Industrial Temp
Rev: 1.03 3/2005
1/27
© 2003, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Features
• Single/Dual Cycle Deselect selectable
• IEEE 1149.1 JTAG-compatible Boundary Scan
• ZQ mode pin for user-selectable high/low output drive
• 1.8 V +10%/–10% core power supply
• 1.8 V I/O supply
• LBO pin for Linear or Interleaved Burst mode
• Internal input resistors on mode pins allow floating mode pins
• Default to Interleaved Pipeline mode
• Byte Write (BW) and/or Global Write (GW) operation
• Internal self-timed write cycle
• Automatic power-down for portable applications
• JEDEC-standard 119-bump and 165-bump BGA packages
• Pb-Free 119-bump and 165-bump BGA packages available
Functional Description
Applications
The GS882V37BB/D is a 9,437,184-bit high performance
synchronous SRAM with a 2-bit burst address counter. Although
of a type originally developed for Level 2 Cache applications
supporting high performance CPUs, the device now finds
application in synchronous SRAM applications, ranging from
DSP main store to networking chip set support.
Controls
Addresses, data I/Os, chip enable (E1), address burst control
inputs (ADSP, ADSC, ADV), and write control inputs (Bx, BW,
GW) are synchronous and are controlled by a positive-edge-
triggered clock input (CK). Output enable (G) and power down
control (ZZ) are asynchronous inputs. Burst cycles can be initiated
with either ADSP or ADSC inputs. In Burst mode, subsequent
burst addresses are generated internally and are controlled by
ADV. The burst address counter may be configured to count in
either linear or interleave order with the Linear Burst Order (LBO)
input. The Burst function need not be used. New addresses can be
loaded on every cycle with no degradation of chip performance.
SCD and DCD Pipelined Reads
The GS882V37BB/D is a SCD (Single Cycle Deselect) and DCD
(Dual Cycle Deselect) pipelined synchronous SRAM. DCD
SRAMs pipeline disable commands to the same degree as read
commands. SCD SRAMs pipeline deselect commands one stage
less than read commands. SCD RAMs begin turning off their
outputs immediately after the deselect command has been
captured in the input registers. DCD RAMs hold the deselect
command for one full cycle and then begin turning off their
outputs just after the second rising edge of clock. The user may
configure this SRAM for either mode of operation using the SCD
mode input.
Byte Write and Global Write
Byte write operation is performed by using Byte Write enable
(BW) input combined with one or more individual byte write
signals (Bx). In addition, Global Write (GW) is available for
writing all bytes at one time, regardless of the Byte Write control
inputs.
FLXDrive™
The ZQ pin allows selection between high drive strength (ZQ low)
for multi-drop bus applications and normal drive strength (ZQ
floating or high) point-to-point applications. See the Output Driver
Characteristics chart for details.
Sleep Mode
Low power (Sleep mode) is attained through the assertion (High)
of the ZZ signal, or by stopping the clock (CK). Memory data is
retained during Sleep mode.
Core and Interface Voltages
The GS882V37BB/D operates on a 1.8 V power supply. All inputs
are 1.8 V compatible. Separate output power (VDDQ) pins are used
to decouple output noise from the internal circuits and are 1.8 V
compatible.
Parameter Synopsis
-360
-333
-300
Unit
Pipeline
3-1-1-1
tKQ
tCycle
1.8
2.8
2.0
3.0
2.2
3.3
ns
ns
1.8 V
Curr (x36)
475
435
395
mA


Similar Part No. - GS882V37BB

ManufacturerPart #DatasheetDescription
logo
GSI Technology
GS882V37AB GSI-GS882V37AB Datasheet
623Kb / 28P
   256K x 36 9Mb SCD/DCD Sync Burst SRAMs
GS882V37AB-200 GSI-GS882V37AB-200 Datasheet
623Kb / 28P
   256K x 36 9Mb SCD/DCD Sync Burst SRAMs
GS882V37AB-200I GSI-GS882V37AB-200I Datasheet
623Kb / 28P
   256K x 36 9Mb SCD/DCD Sync Burst SRAMs
GS882V37AB-225 GSI-GS882V37AB-225 Datasheet
623Kb / 28P
   256K x 36 9Mb SCD/DCD Sync Burst SRAMs
GS882V37AB-225I GSI-GS882V37AB-225I Datasheet
623Kb / 28P
   256K x 36 9Mb SCD/DCD Sync Burst SRAMs
More results

Similar Description - GS882V37BB

ManufacturerPart #DatasheetDescription
logo
GSI Technology
GS88237BB-V GSI-GS88237BB-V Datasheet
1Mb / 28P
   256K x 36 9Mb SCD/DCD Sync Burst SRAM
GS88237BB GSI-GS88237BB Datasheet
760Kb / 29P
   256K x 36 9Mb SCD/DCD Sync Burst SRAM
GS882V37AB GSI-GS882V37AB Datasheet
623Kb / 28P
   256K x 36 9Mb SCD/DCD Sync Burst SRAMs
GS88218BB-V GSI-GS88218BB-V Datasheet
1Mb / 35P
   512K x 18, 256K x 36 9Mb SCD/DCD Sync Burst SRAMs
GS88218 GSI-GS88218 Datasheet
736Kb / 37P
   512K x 18, 256K x 36 9Mb SCD/DCD Sync Burst SRAMs
GS882V18BB GSI-GS882V18BB Datasheet
986Kb / 36P
   512K x 18, 256K x 36 9Mb SCD/DCD Sync Burst SRAMs
GS88218AB GSI-GS88218AB Datasheet
1Mb / 38P
   512K x 18, 256K x 36 9Mb SCD/DCD Sync Burst SRAMs
GS88037BT-V GSI-GS88037BT-V Datasheet
765Kb / 19P
   256K x 36 9Mb Sync Burst SRAM
GS88037BT GSI-GS88037BT Datasheet
510Kb / 19P
   256K x 36 9Mb Sync Burst SRAM
GS880V37AT GSI-GS880V37AT Datasheet
384Kb / 18P
   256K x 36 9Mb Sync Burst SRAMs
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com