Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

V53C1256164VBLT10I Datasheet(PDF) 7 Page - List of Unclassifed Manufacturers

Part # V53C1256164VBLT10I
Description  256Mbit MOBILE SDRAM 2.5 VOLT FBGA PACKAGE 16M X 16
Download  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC1 [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC1 - List of Unclassifed Manufacturers

V53C1256164VBLT10I Datasheet(HTML) 7 Page - List of Unclassifed Manufacturers

Back Button V53C1256164VBLT10I Datasheet HTML 3Page - List of Unclassifed Manufacturers V53C1256164VBLT10I Datasheet HTML 4Page - List of Unclassifed Manufacturers V53C1256164VBLT10I Datasheet HTML 5Page - List of Unclassifed Manufacturers V53C1256164VBLT10I Datasheet HTML 6Page - List of Unclassifed Manufacturers V53C1256164VBLT10I Datasheet HTML 7Page - List of Unclassifed Manufacturers V53C1256164VBLT10I Datasheet HTML 8Page - List of Unclassifed Manufacturers V53C1256164VBLT10I Datasheet HTML 9Page - List of Unclassifed Manufacturers V53C1256164VBLT10I Datasheet HTML 10Page - List of Unclassifed Manufacturers V53C1256164VBLT10I Datasheet HTML 11Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 46 page
background image
7
V55C2256164VB Rev.1.0 April 2005
ProMOS TECHNOLOGIES
V55C2256164VB
Power On and Initialization
The default power on state of the mode register is
supplier specific and may be undefined. The
following power on and initialization sequence
guarantees the device is preconditioned to each
users specific needs. Like a conventional DRAM,
the Synchronous DRAM must be powered up and
initialized in a predefined manner. During power on,
all VCC and VCCQ pins must be built up
simultaneously to the specified voltage when the
input signals are held in the “NOP” state. The power
on voltage must not exceed VCC+0.3V on any of
the input pins or VCC supplies. The CLK signal
must be started at the same time. After power on,
an initial pause of 200
µs is required followed by a
precharge of both banks using the precharge
command. To prevent data contention on the DQ
bus during power on, it is required that the DQM and
CKE pins be held high during the initial pause
period. Once all banks have been precharged, the
Mode Register and Low Power Mode Register Set
Command must be issued to initialize the Mode
Register. A minimum of two Auto Refresh cycles
(CBR) are also required.These may be done before
or after programming the Mode Register. Failure to
follow these steps may lead to unpredictable start-
up modes.
Programming the Mode Register
The Mode register designates the operation
mode at the read or write cycle. This register is di-
vided into 4 fields. A Burst Length Field to set the
length of the burst, an Addressing Selection bit to
program the column access sequence in a burst cy-
cle (interleaved or sequential), a CAS Latency Field
to set the access time at clock cycle and a Opera-
tion mode field to differentiate between normal op-
eration (Burst read and burst Write) and a special
Burst Read and Single Write mode. The mode set
operation must be done before any activate com-
mand after the initial power up. Any content of the
mode register can be altered by re-executing the
mode set command. All banks must be in pre-
charged state and CKE must be high at least one
clock before the mode set operation. After the mode
register is set, a Standby or NOP command is re-
quired. Low signals of RAS, CAS, and WE at the
positive edge of the clock activate the mode set op-
eration. Address input data at this timing defines pa-
rameters to be set as shown in the previous table.
Low Power Mode Register
The Low Power Mode Register controls functions
beyond those controlled by the Mode Register.
These additional functions are unique to the Low-
Power DRM and includes a Refresh Period field
(TCR) for temperature compensated self-refresh
and a Partial-Array Self-Refresh field (PAS). The
PASR field is used to specify whether only one
quarter (bank 0), one half (bank 0+1) or all banks of
the SDRAM array are enabled. Disabled banks will
not be refreshed in Self-Refresh mode and written
data will be lost. When only bank 0 is selected, it’s
possible to partially select only half or mone quarter
of bank 0. The TCR field has four entries to set Re-
fresh Period during self-refresh depending on the
case temperature of the Low power RAM. It’s re-
quired during the initialization seuqence and can be
modified when the part id idle.
Read and Write Operation
When RAS is low and both CAS and WE are high
at the positive edge of the clock, a RAS cycle starts.
According to address data, a word line of the select-
ed bank is activated and all of sense amplifiers as-
sociated to the wordline are set. A CAS cycle is
triggered by setting RAS high and CAS low at a
clock timing after a necessary delay, tRCD, from the
RAS timing. WE is used to define either a read
(WE = H) or a write (WE = L) at this stage.
SDRAM provides a wide variety of fast access
modes. In a single CAS cycle, serial data read or
write operations are allowed at up to a 125 MHz
data rate. The numbers of serial data bits are the
burst length programmed at the mode set operation,
i.e., one of 1, 2, 4, 8. Column addresses are seg-
mented by the burst length and serial data accesses
are done within this boundary. The first column ad-
dress to be accessed is supplied at the CAS timing
and the subsequent addresses are generated auto-
matically by the programmed burst length and its
sequence. For example, in a burst length of 8 with
interleave sequence, if the first address is ‘2’, then
the rest of the burst sequence is 3, 0, 1, 6, 7, 4, and
5.


Similar Part No. - V53C1256164VBLT10I

ManufacturerPart #DatasheetDescription
logo
Mosel Vitelic, Corp
V53C104 MOSEL-V53C104 Datasheet
1Mb / 19P
   HIGH PERFORMANCE, LOW POWER 256K X 4 BIT FAST PAGE MODE CMOS DYNAMIC RAM
V53C104A MOSEL-V53C104A Datasheet
1Mb / 17P
   HIGH PERFORMANCE, LOW POWER 256K X 4 BIT FAST PAGE MODE CMOS DYNAMIC RAM
V53C104AK MOSEL-V53C104AK Datasheet
1Mb / 17P
   HIGH PERFORMANCE, LOW POWER 256K X 4 BIT FAST PAGE MODE CMOS DYNAMIC RAM
V53C104AK-100 MOSEL-V53C104AK-100 Datasheet
1Mb / 17P
   HIGH PERFORMANCE, LOW POWER 256K X 4 BIT FAST PAGE MODE CMOS DYNAMIC RAM
V53C104AK-100L MOSEL-V53C104AK-100L Datasheet
1Mb / 17P
   HIGH PERFORMANCE, LOW POWER 256K X 4 BIT FAST PAGE MODE CMOS DYNAMIC RAM
More results

Similar Description - V53C1256164VBLT10I

ManufacturerPart #DatasheetDescription
logo
Emerging Memory & Logic...
EMD56164P EMLSI-EMD56164P Datasheet
770Kb / 45P
   256M: 16M x 16 Mobile DDR SDRAM
logo
Mosel Vitelic, Corp
V54C3256164VALT6 MOSEL-V54C3256164VALT6 Datasheet
838Kb / 52P
   256Mbit SDRAM 3.3 VOLT, TSOP II / SOC BGA / WBGA PACKAGE 16M X 16, 32M X 8, 64M X 4
V54C3256 MOSEL-V54C3256 Datasheet
853Kb / 52P
   256Mbit SDRAM 3.3 VOLT, TSOP II / SOC BGA / WBGA PACKAGE 16M X 16, 32M X 8, 64M X 4
V54C3256164VBUC MOSEL-V54C3256164VBUC Datasheet
651Kb / 45P
   LOW POWER 256Mbit SDRAM 3.3 VOLT, 54-BALL SOC BGA 54-PIN TSOPII 16M X 16
logo
Samsung semiconductor
K4S560432B SAMSUNG-K4S560432B Datasheet
130Kb / 11P
   256Mbit SDRAM 16M x 4bit x 4 Banks Synchronous DRAM LVTTL
K4S560432A SAMSUNG-K4S560432A Datasheet
127Kb / 10P
   256Mbit SDRAM 16M x 4bit x 4 Banks Synchronous DRAM LVTTL
logo
Mosel Vitelic, Corp
V826516K04S MOSEL-V826516K04S Datasheet
159Kb / 13P
   2.5 VOLT 16M x 64 HIGH PERFORMANCE UNBUFFERED DDR SDRAM MODULE
logo
Integrated Silicon Solu...
IS43LR32640A ISSI-IS43LR32640A Datasheet
1Mb / 43P
   16M x 32Bits x 4Banks Mobile DDR SDRAM
logo
Hynix Semiconductor
H5MS5122DFR HYNIX-H5MS5122DFR Datasheet
2Mb / 62P
   Mobile DDR SDRAM 512Mbit (16M x 32bit)
logo
Emerging Memory & Logic...
EMD12324PV EMLSI-EMD12324PV Datasheet
938Kb / 46P
   512M: 16M x 32 Mobile DDR SDRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com