Electronic Components Datasheet Search |
|
NB4N11M Datasheet(PDF) 2 Page - ON Semiconductor |
|
NB4N11M Datasheet(HTML) 2 Page - ON Semiconductor |
2 / 11 page NB4N11M http://onsemi.com 2 Figure 2. Pinout (Top View) and Logic Diagram 1 2 3 4 5 6 7 8 D VEE VCC Q0 D Q1 Q1 Q0 Table 1. Pin Description Pin Name I/O Description 1 Q0 CML Output Noninverted differential output. Typically receiver terminated with 50 W resistor to VTT. Open collector CML outputs must be terminated to VTT at powerup. 2 Q0 CML Output Inverted differential output. Typically receiver terminated with 50 W resistor to VTT. Open collector CML outputs must be terminated to VTT at powerup. 3 Q1 CML Output Noninverted differential output. Typically receiver terminated with 50 W resistor to VTT. Open collector CML outputs must be terminated to VTT at powerup. 4 Q1 CML Output Inverted differential output. Typically receiver terminated with 50 W resistor to VTT. Open collector CML outputs must be terminated to VTT at powerup. 5 VEE − Negative supply voltage. 6 D LVPECL, CML, HSTL, LVCMOS, LVDS, LVTTL Input Inverted differential input. 7 D LVPECL, CML, HSTL, LVCMOS, LVDS, LVTTL Input Noninverted differential input. 8 VCC − Positive supply voltage. |
Similar Part No. - NB4N11M |
|
Similar Description - NB4N11M |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |