Electronic Components Datasheet Search |
|
AT49BV8011-12CC Datasheet(PDF) 3 Page - ATMEL Corporation |
|
AT49BV8011-12CC Datasheet(HTML) 3 Page - ATMEL Corporation |
3 / 18 page AT49BV/LV8011(T) 3 Block Diagram Device Operation READ: The AT49BV/LV8011(T) is accessed like an EPROM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins are asserted on the outputs. The outputs are put in the high impedance state whenever CE or OE is high. This dual line control gives designers flexibility in pre- venting bus contention. COMMAND SEQUENCES: When the device is first pow- ered on it will be reset to the read or standby mode, depending upon the state of the control line inputs. In order to perform other device functions, a series of command sequences are entered into the device. The command sequences are shown in the Command Definitions table (I/O8 - I/O15 are don’t care inputs for the command codes). The command sequences are written by applying a low pulse on the WE or CE input with CE or WE low (respec- tively) and OE high. The address is latched on the falling edge of CE or WE, whichever occurs last. The data is latched by the first rising edge of CE or WE. Standard microprocessor write timings are used. The address locations used in the command sequences are not affected by entering the command sequences. RESET: A RESET input pin is provided to ease some sys- tem applications. When RESET is at a logic high level, the device is in its standard operating mode. A low level on the RESET input halts the present device operation and puts the outputs of the device in a high impedance state. When a high level is reasserted on the RESET pin, the device returns to the read or standby mode, depending upon the state of the control inputs. By applying a 12V ± 0.5V input signal to the RESET pin, any sector can be reprogrammed even if the sector lockout feature has been enabled (see “Sector Programming Lockout Override” section). ERASURE: Before a byte/word can be reprogrammed, it must be erased. The erased state of memory bits is a logi- cal “1”. The entire device can be erased by using the Chip Erase command or individual sectors can be erased by using the Sector Erase commands. IDENTIFIER REGISTER STATUS REGISTER DATA COMPARATOR OUTPUT BUFFER INPUT BUFFER COMMAND REGISTER Y-GATING WRITE STATE MACHINE PROGRAM/ERASE VOLTAGE SWITCH CE WE OE RESET BYTE RDY/BUSY VPP VCC GND Y-DECODER X-DECODER INPUT BUFFER ADDRESS LATCH I/O0 - I/O15/A-1 A0 - A18 PLANE B SECTORS PLANE A SECTORS |
Similar Part No. - AT49BV8011-12CC |
|
Similar Description - AT49BV8011-12CC |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |