 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
HYB39S64800CT-7.5 Datasheet(PDF) 6 Page - Infineon Technologies AG |
|
||||||||||||||||||||||||||||||
HYB39S64800CT-7.5 Datasheet(HTML) 6 Page - Infineon Technologies AG |
|
|
6 / 52 page  HYB 39S64400/800CT(L) 64-MBit Synchronous DRAM Data Book 6 12.99 Signal Pin Description Pin Type Signal Polarity Function CLK Input Pulse Positive Edge The system clock input. All of the SDRAM inputs are sampled on the rising edge of the clock. CKE Input Level Active High Activates the CLK signal when high and deactivates the CLK signal when low, thereby initiates either the Power Down mode, Suspend mode, or the Self Refresh mode. CS Input Pulse Active Low CS enables the command decoder when low and disables the command decoder when high. When the command decoder is disabled, new commands are ignored but previous operations continue. RAS CAS WE Input Pulse Active Low When sampled at the positive rising edge of the clock, CAS, RAS, and WE define the command to be executed by the SDRAM. A0 - A11 Input Level – During a Bank Activate command cycle, A0 - A11 define the row address (RA0 - RA11) when sampled at the rising clock edge. During a Read or Write command cycle, A0 - An define the column address (CA0 - CAn) when sampled at the rising clock edge.CAn depends from the SDRAM organization: 16M x4 SDRAM CAn = CA9 (Page Length = 1024 bits) 8M x8 SDRAM CAn = CA8 (Page Length = 512 bits) In addition to the column address, A10(= AP) is used to invoke autoprecharge operation at the end of the burst read or write cycle. If A10 is high, autoprecharge is selected and BA0, BA1 defines the bank to be precharged. If A10 is low, autoprecharge is disabled. During a Precharge command cycle, A10 (= AP) is used in conjunction with BA0 and BA1 to control which bank(s) to precharge. If A10 is high, all four banks will be precharged regardless of the state of BA0 and BA1. If A10 is low, then BA0 and BA1 are used to define which bank to precharge. BA0, BA1 Input Level – Bank Select Inputs. Selects which bank is to be active. DQx Input Output Level – Data Input/Output pins operate in the same manner as on conventional DRAMs. |
Similar Part No. - HYB39S64800CT-7.5 |
|
Similar Description - HYB39S64800CT-7.5 |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
