3 / 50 page
VRS51C1100
_______________________________________________________________________________________________
www.ramtron.com
page 3 of 50
VRS51C1100 DIP40 Pin Descriptions
TABLE 2: VRS51C1100 PIN DESCRIPTIONS FOR DIP40 PACKAGE
DIP40
Name
I/O
Function
T2
I
Timer 2 Clock Out
1
P1.0
I/O
Bit 0 of Port 1
T2EX
I
Timer 2 Control
2
P1.1
I/O
Bit 1 of Port 1
PWM0
O
PWM Channel 0
3
P1.2
I/O
Bit 2 of Port 1
PWM1
O
PWM Channel 1
4
P1.3
I/O
Bit 3 of Port 1
PWM2
O
PWM Channel 2
5
P1.4
I/O
Bit 4 of Port 1
PWM3
O
PWM Channel 3
6
P1.5
I/O
Bit 5 of Port 1
7
P1.6
I/O
Bit 6 of Port 1
8
P1.7
I/O
Bit 7 of Port 1
9
RESET
I
Reset
RXD
I
Receive Data
10
P3.0
I/O
Bit 0 of Port 3
TXD
O
Transmit Data &
11
P3.1
I/O
Bit 1 of Port 3
#INT0
I
External Interrupt 0
12
P3.2
I/O
Bit 2 of Port 3
#INT1
I
External Interrupt 1
13
P3.3
I/O
Bit 3 of Port 3
T0
I
Timer 0
14
P3.4
I/O
Bit 4 of Port 3
T1
I
Timer 1 & 3
15
P3.5
I/O
Bit 5 of Port
#WR
O
Ext. Memory Write
16
P3.6
I/O
Bit 6 of Port 3
#RD
O
Ext. Memory Read
17
P3.7
I/O
Bit 7 of Port 3
18
XTAL2
O
Oscillator/Crystal Output
19
XTAL1
I
Oscillator/Crystal In
20
VSS
-
Ground
T2 / P1.0
T2EX / P1.1
PWM0 / P1.2
PWM1 / P1.3
PWM2 / P1.4
PWM3 / P1.5
P1.6
P1.7
RESET
RXD / P3.0
TXD / P3.1
#INT0 / P3.2
#INT1 / P3.3
T0 / P3.4
T1 / P3.5
#WR / P3.6
#RD / P3.7
XTAL2
XTAL1
VSS
VRS51C1100
DIP-40
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
VDD
P0.0 / AD0
P0.1 / AD1
P0.2 / AD2
P0.3 / AD3
P0.4 / AD4
P0.5 / AD5
P0.6 / AD6
P0.7 / AD7
#EA / VPP
ALE
PSEN
P2.7 / A15
P2.6 / A14
P2.5 / A13
P2.4 / A12
P2.3 / A11
P2.2 / A10
P2.1 / A9
P2.0 / A8
DIP40
Name
I/O
Function
P2.0
I/O
Bit 0 of Port 2
21
A8
O
Bit 8 of External Memory Address
P2.1
I/O
Bit 1 of Port 2
22
A9
O
Bit 9 of External Memory Address
P2.2
I/O
Bit 2 of Port 2
23
A10
O
Bit 10 of External Memory Address
P2.3
I/O
Bit 3 of Port 2 &
24
A11
O
Bit 11 of External Memory Address
P2.4
I/O
Bit 4 of Port 2
25
A12
O
Bit 12 of External Memory Address
P2.5
I/O
Bit 5 of Port 2
26
A13
O
Bit 13 of External Memory Address
P2.6
I/O
Bit 6 of Port 2
27
A14
O
Bit 14 of External Memory Address
P2.7
I/O
Bit 7 of Port 2
28
A15
O
Bit 15 of External Memory Address
29
#PSEN
O
Program Store Enable
30
ALE
O
Address Latch Enable
31
#EA /
VPP
I
External Access
Flash programming voltage input
P0.7
I/O
Bit 7 Of Port 0
32
AD7
I/O
Data/Address Bit 7 of External
Memory
P0.6
I/O
Bit 6 of Port 0
33
AD6
I/O
Data/Address Bit 6 of External
Memory
P0.5
I/O
Bit 5 of Port 0
34
AD5
I/O
Data/Address Bit 5 of External
Memory
P0.4
I/O
Bit 4 of Port 0
35
AD4
I/O
Data/Address Bit 4 of External
Memory
P0.3
I/O
Bit 3 Of Port 0
36
AD3
I/O
Data/Address Bit 3 of External
Memory
P0.2
I/O
Bit 2 of Port 0
37
AD2
I/O
Data/Address Bit 2 of External
Memory
P0. 1
I/O
Bit 1 of Port 0 & Data
38
AD1
I/O
Address Bit 1 of External Memory
P0.0
I/O
Bit 0 Of Port 0 & Data
39
AD0
I/O
Address Bit 0 of External Memory
40
VDD
-
Supply input
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
