10

MS8104160

OKI Semiconductor

FEDS8104160-03

3. Read address must have more than a 600 address delay than write address in

every cycle when asynchronous read/write is performed.

4. Read must have more than a 600 address delay than write in order to read the data

written in a current series of write cycles which has been started at last write reset

cycle: this is called "new data read". When read has less than a 70 address delay

than write, the read data are the data written in a previous series of write cycles

which had been written before at last write reset cycle: this is called "old data read".

5. When the read address delay is between more than 71 and less than 599 or more

than 262,214, read data will be undetermined. However, normal write is achieved in

this address condition.

6. Outputs are measured with a load equivalent to 1 TTL load and 30 pF. Output

7. ( ): MODE2=Vcc