Electronic Components Datasheet Search |
|
PLL602-89SI Datasheet(PDF) 1 Page - PhaseLink Corporation |
|
PLL602-89SI Datasheet(HTML) 1 Page - PhaseLink Corporation |
1 / 5 page PLL602-89 12-27 MHz XO IC with 1 Pair of LVDS and 1 CMOS Outputs 47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991 www.phaselink.com Rev 09/03/04 Page 1 FEATURES • Low jitter XO for the 12MHz to 27MHz range. • Integrated crystal load capacitor: no external load capacitor required. • 1 pair of LVDS outputs and 1 CMOS output. • 12-27 MHz fundamental crystal input. • Low jitter (RMS): 2.5 ps period jitter (1 sigma). • 2.5V to 3.3V operation. • Available in 8-Pin SOIC package. PIN CONFIGURATION (Top View) DESCRIPTION The PLL602-89 is a high performance multiple output XO IC chip. It provides 1 pair of LVDS and 1 CMOS outputs. The chip combines a crystal oscillator (XO) with a multiple-output buffer. It accepts a low cost fundamental parallel resonant mode crystal from 12MHz to 27MHz, which is reproduced at the outputs. The very low jitter (2.5 ps RMS period jitter) makes this chip ideal for data and telecommunication applications. BLOCK DIAGRAM 1 2 3 45 6 7 8 VDD XIN XOUT GND CMOS_CLK LVDS_CLK GND LVDSBAR_CLK XOUT LVDS_CLK XIN CMOS_CLK Oscillator Amplifier LVDSBAR_CLK (8 pin SOIC) |
Similar Part No. - PLL602-89SI |
|
Similar Description - PLL602-89SI |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |