|
| PLL601-15 |
|
||
|
PLL |
|
4 page
Preliminary PLL601-15 Low Phase Noise PLL Clock Multiplier 47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991 Rev 01/08/02 Page 4 3. DC Specification PARAMETERS SYMBOL CONDITIONS MIN. TYP. MAX. UNITS Operating Voltage VDD 3.135 3.465 V Input High Voltage VIH 2 V Input Low Voltage VIL 0.8 V Input High Voltage VIH For XIN pin (VDD/2) + 1 VDD/2 V Input Low Voltage VIL For XIN pin VDD/2 (VDD/2) − 1 V Output High Voltage VOH IOH = -25mA 2.4 V Output Low Voltage VOL IOL = 25mA 0.4 V Output High Voltage At CMOS Level VOH IOH = -8mA VDD-0.4 V Operating Supply Current IDD No Load 35 mA Short-circuit Current IS ±120 mA 4. Crystal Specifications PARAMETERS SYMBOL CONDITIONS MIN. TYP. MAX. UNITS Crystal Resonator Frequency FXIN Parallel Fundamental Mode 20 30 MHz Crystal Loading Capacitance Rating CL (xtal) 15 pF |