Electronic Components Datasheet Search |
|
K7I643682M-EI25 Datasheet(PDF) 3 Page - Samsung semiconductor |
|
K7I643682M-EI25 Datasheet(HTML) 3 Page - Samsung semiconductor |
3 / 17 page 2Mx36 & 4Mx18 DDRII CIO b2 SRAM K7I643682M K7I641882M - 3 - Rev 1.0 Aug. 2005 2Mx36-bit, 4Mx18-bit DDRII CIO b2 SRAM FEATURES FUNCTIONAL BLOCK DIAGRAM • 1.8V+0.1V/-0.1V Power Supply. • DLL circuitry for wide output data valid window and future freguency scaling. • I/O Supply Voltage 1.5V+0.1V/-0.1V for 1.5V I/O, 1.8V+0.1V/-0.1V for 1.8V I/O . • Pipelined, double-data rate operation. • Common data input/output bus . • HSTL I/O • Full data coherency, providing most current data. • Synchronous pipeline read with self timed late write. • Registered address, control and data input/output. • DDR(Double Data Rate) Interface on read and write ports. • Fixed 2-bit burst for both read and write operation. • Clock-stop supports to reduce current. • Two input clocks(K and K) for accurate DDR timing at clock rising edges only. • Two input clocks for output data(C and C) to minimize clock-skew and flight-time mismatches. • Two echo clocks (CQ and CQ) to enhance output data traceability. • Single address bus. • Byte write function. • Simple depth expansion with no data contention. • Programmable output impedance. • JTAG 1149.1 compatible test access port. • 165FBGA(11x15 ball aray FBGA) with body size of 15x17mm & Lead Free LD ADDRESS R/W C C ADD REG & BURST LOGIC DATA REG CLK GEN CTRL LOGIC 2Mx36 (4Mx18) MEMORY ARRAY WRITE DRIVER K K BWX 4(or 2) DQ SELECT OUTPUT CONTROL Notes: 1. Numbers in ( ) are for x18 device. 20 20 (or 21) 36 (or 18) 36 72 (Echo Clock out) CQ, CQ * E : Lead Free Package * I : Industrial Temperature Org. Part Number Cycle Time Access Time Unit X36 K7I643682M-F(E)C(I)30 3.3 0.45 ns K7I643682M-F(E)C(I)25 4.0 0.45 ns K7I643682M-F(E)C(I)20 5.0 0.45 ns K7I643682M-F(E)C(I)16 6.0 0.50 ns X18 K7I641882M-F(E)C(I)30 3.3 0.45 ns K7I641882M-F(E)C(I)25 4.0 0.45 ns K7I641882M-F(E)C(I)20 5.0 0.45 ns K7I641882M-F(E)C(I)16 6.0 0.50 ns 36 (or 18) A0 DDRII SRAM and Double Data Rate comprise a new family of products developed by Cypress, Renesas, IDT, NEC and Samsung technology. (or 21) (or 18) (or 36) 36 (or 18) |
Similar Part No. - K7I643682M-EI25 |
|
Similar Description - K7I643682M-EI25 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |