Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

SPT7810AIJ Datasheet(PDF) 8 Page - List of Unclassifed Manufacturers

Part # SPT7810AIJ
Description  10-BIT, 20 MSPS, ECL OUTPUT A/D CONVERTER
Download  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC1 [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC1 - List of Unclassifed Manufacturers

SPT7810AIJ Datasheet(HTML) 8 Page - List of Unclassifed Manufacturers

Back Button SPT7810AIJ Datasheet HTML 2Page - List of Unclassifed Manufacturers SPT7810AIJ Datasheet HTML 3Page - List of Unclassifed Manufacturers SPT7810AIJ Datasheet HTML 4Page - List of Unclassifed Manufacturers SPT7810AIJ Datasheet HTML 5Page - List of Unclassifed Manufacturers SPT7810AIJ Datasheet HTML 6Page - List of Unclassifed Manufacturers SPT7810AIJ Datasheet HTML 7Page - List of Unclassifed Manufacturers SPT7810AIJ Datasheet HTML 8Page - List of Unclassifed Manufacturers SPT7810AIJ Datasheet HTML 9Page - List of Unclassifed Manufacturers SPT7810AIJ Datasheet HTML 10Page - List of Unclassifed Manufacturers  
Zoom Inzoom in Zoom Outzoom out
 8 / 10 page
background image
SPT
8
3/11/97
SPT7810
tolerance of 0.6% or
± 0.015 V. The potentiometer R1 is
10 k
Ω and supports a minimum adjustable range of up to 150
mV. IC2 is recommended to be an OP-07 or equivalent
device. R2 and R3 must be matched to within 0.1% with good
TC tracking to maintain a 0.3 LSB matching between VFT and
VFB. If 0.1% matching is not met, then potentiometer R4 can
be used to adjust the VFB voltage to the desired level. R1 and
R4 should be adjusted such that VST and VSB are exactly
+2.0 V and -2.0V respectively.
The analog input range will scale proportionally with respect
to the reference voltage if a different input range is required.
The maximum scaling factor for device operation is
± 20% of
the recommended reference voltages of VFT and VFB. How-
ever, because the device is laser trimmed to optimize perfor-
mance with
± 2.5 V references, the accuracy of the device will
degrade if operated beyond a
± 2% range.
The following errors are defined:
+FS error = top of ladder offset voltage =
∆(+FS -VST+1 LSB)
-FS error = bottom of ladder offset voltage =
∆(-FS -VSB-1 LSB)
where the +FS (full scale) input voltage is defined as the
output transition between 1-10 and 1-11 and the -FS input
voltage is defined as the output transition between 0-00 and
0-01.
ANALOG INPUT
VIN1 and VIN2 are the analog inputs. Both inputs are tied to
the same point internally. Either one may be used as an
analog input “sense” and the other for an input “force." The
inputs can also be tied together and driven from the same
source. The full scale input range will be 80% of the reference
voltage or
±2 volts with VFB=-2.5 V and VFT=+2.5 V.
The drive requirements for the analog inputs are minimal
when compared to conventional Flash converters due the
SPT7810’s extremely low input capacitance of only 5 pF and
very high input resistance of 300 k
Ω. For example, for an input
signal of
± 2 V p-p with an input frequency of 10 MHz, the peak
output current required for the driving circuit is only 628
µA.
CLOCK INPUT
The clock inputs (CLK, CLK ) are designed to be driven
differentially with ECL levels. The clock may be driven single
ended since CLK is internally biased to -1.3 V. CLK may be
left open, but a .01
µF bypass capacitor to AGND is recom-
mended. As with all high speed circuits, proper terminations
are required to avoid signal reflections and possible ringing
that can cause the device to trigger at an unwanted time.
The CLK pulse width (tpwH) must be kept between 10 ns and
300 ns to ensure proper operation of the internal track-and-hold
amplifier. (See timing diagram.) When operating the SPT7810
at sampling rates above 3 MSPS, it is recommended that the
clock input duty cycle be kept at 50% to optimize performance.
The analog input signal is latched on the rising edge of the CLK.
DIGITAL OUTPUTS
The format of the output data (D0-D9) is straight binary.
These outputs are ECL with the output circuit shown in
figure 4. The outputs are latched on the rising edge of CLK
with a propagation delay of 4 ns. There is a one clock cycle
latency between CLK and the valid output data (see timing
diagram). These digital outputs can drive 50 ohms to ECL
levels when pulled down to -2 V. The total specified power
dissipation of the device does not include the power used by
these loads. The additional power used by these loads can
vary between 10 and 300 mW typically (including the overrange
load) depending on the output codes. If lower power levels
are desired, the output loads can be reduced, but careful
consideration to the capacitive loads in relation to the oper-
ating frequency must be considered.
Table II - Output Data Information
ANALOG INPUT
OVERRANGE
OUTPUT CODE
D1O
D9-DO
>+2.0 V + 1/2 LSB
1
11 1111
1111
+2.0 V -1 LSB
O
11 1111
111Ø
0.0 V
O
ØØ ØØØØ ØØØØ
-2.0 V +1 LSB
O
OO OOOO OOOØ
<-2.0 V
O
OO OOOO OOOO
(Ø indicates the flickering bit between logic 0 and 1).
Figure 3 - Output Circuit
Data Out
AGND
DGND
OVERRANGE OUTPUT
The OVERRANGE OUTPUT (D10) is an indication that the
analog input signal has exceeded the positive full scale input
voltage by 1 LSB. When this condition occurs, D10 will switch
to logic 1. All other data outputs (D0 to D9) will remain at logic 1
as long as D10 remains at logic 1. This feature makes it
possible to include the SPT7810 into higher resolution systems.
EVALUATION BOARD
The EB7810 evaluation board is available to aid designers in
demonstrating the full performance of the SPT7810. This
board includes a reference circuit, clock driver circuit, output
data latches and an on-board reconstruction of the digital
data. An application note describing the operation of this
board as well as information on the testing of the SPT7810 is
also available. Contact the factory for price and availability.


Similar Part No. - SPT7810AIJ

ManufacturerPart #DatasheetDescription
logo
Cadeka Microcircuits LL...
SPT7810 CADEKA-SPT7810 Datasheet
437Kb / 9P
   10-BIT, 20 MSPS, ECL OUTPUT A/D CONVERTER
More results

Similar Description - SPT7810AIJ

ManufacturerPart #DatasheetDescription
logo
Cadeka Microcircuits LL...
SPT7810 CADEKA-SPT7810 Datasheet
437Kb / 9P
   10-BIT, 20 MSPS, ECL OUTPUT A/D CONVERTER
SPT7814 CADEKA-SPT7814 Datasheet
3Mb / 11P
   10-BIT, 40 MSPS, ECL OUTPUT A/D CONVERTER
logo
List of Unclassifed Man...
SPT7910 ETC2-SPT7910 Datasheet
94Kb / 11P
   12-BIT, 10 MSPS, ECL, A/D CONVERTER
SPT7870 ETC1-SPT7870 Datasheet
83Kb / 8P
   10-BIT, 100 MSPS ECL A/D CONVERTER
logo
Cadeka Microcircuits LL...
SPT7820 CADEKA-SPT7820 Datasheet
194Kb / 11P
   10-BIT, 20 MSPS, TTL OUTPUT, A/D CONVERTER
logo
Intersil Corporation
HI5710A INTERSIL-HI5710A Datasheet
154Kb / 20P
   10-Bit, 20 MSPS A/D Converter
August 1997
HI5710A INTERSIL-HI5710A_00 Datasheet
833Kb / 21P
   10-Bit, 20 MSPS A/D Converter
logo
Analog Devices
AD773A AD-AD773A_15 Datasheet
4Mb / 14P
   10 BIT 20 MSPS MONOLITHIC A/D CONVERTER
REV. 0
AD773A AD-AD773A Datasheet
223Kb / 16P
   10-Bit, 20 MSPS Monolithic A/D Converter
REV. 0
logo
List of Unclassifed Man...
SPT7851 ETC1-SPT7851 Datasheet
69Kb / 8P
   10-BIT, 20 MSPS, 79 mW A/D CONVERTER
More results


Html Pages

1 2 3 4 5 6 7 8 9 10


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com