Electronic Components Datasheet Search |
|
SN75LVDT1422PAGR Datasheet(PDF) 2 Page - Texas Instruments |
|
|
SN75LVDT1422PAGR Datasheet(HTML) 2 Page - Texas Instruments |
2 / 20 page www.ti.com PLL TA0−TA6 OUT IN TA+ TA− 7 TB+ TB− TCLK+ TCLK− CLK IN >CLK OUT IN TB0−TB6 7 R/F TX ENABLE PLL CLK< OUT IN RA0−RA6 7 RA+ RA− RB0−RB6 7 RB+ RB− RCLK+ RCLK− CLK OUT OUT IN RX ENABLE 100 ~ 100 ~ 100 ~ Parallel In to Serial Out Serial In to Parallel Out SN75LVDT1422 SLLS653 – JUNE 2005 These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates. FUNCTIONAL BLOCK DIAGRAM 2 |
Similar Part No. - SN75LVDT1422PAGR |
|
Similar Description - SN75LVDT1422PAGR |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |