Electronic Components Datasheet Search |
|
SN75LVDT1422 Datasheet(PDF) 9 Page - Texas Instruments |
|
|
SN75LVDT1422 Datasheet(HTML) 9 Page - Texas Instruments |
9 / 20 page www.ti.com RECEIVER SWITCHING CHARACTERISTICS SN75LVDT1422 SLLS653 – JUNE 2005 PARAMETER TEST CONDITIONS MIN TYP(1) MAX UNIT CLK OUT 1.2 2.5 tr CMOS/LVTTL Rise time See Figure 3 ns RA or RB 2.0 3.5 CLK OUT 1.2 2.5 tf CMOS/LVTTL Fall time See Figure 3 ns RA or RB 2.0 3.5 t0 Input strobe position for bit 0 0.45 0.84 1.23 t1 Input strobe position for bit 1 2.13 2.52 2.91 t2 Input strobe position for bit 2 3.81 4.20 4.59 t3 Input strobe position for bit 3 f = 85 MHz, See Figure 17 5.49 5.88 6.27 ns t4 Input strobe position for bit 4 7.17 7.56 7.95 t5 Input strobe position for bit 5 8.85 9.24 9.63 t6 Input strobe position for bit 6 10.53 10.92 11.31 t0 Input strobe position for bit 0 0.40 0.71 1.02 t1 Input strobe position for bit 1 1.83 2.14 2.45 t2 Input strobe position for bit 2 3.26 3.57 3.88 t3 Input strobe position for bit 3 f = 100 MHz, See Figure 17 4.09 5.00 5.31 ns t4 Input strobe position for bit 4 6.12 6.43 6.74 t5 Input strobe position for bit 5 7.54 7.85 8.16 t6 Input strobe position for bit 6 8.97 9.28 9.59 f = 85 MHz, See Figure 18 300 tSK RA/RB ± Skew margin(2) ps f = 100 MHz, See Figure 18 200 tc CLK OUT Typical period range 10 T 100 ns twH CLK OUT Pulse duration, clock high 4.0 5 6.5 twL CLK OUT Pulse duration, clock low 4.0 5 6.5 f = 85 MHz, See Figure 13 ns tsu Rax/RBx Setup time to CLK OUT 3.0 th Rax/RBx Hold time to CLK OUT 3.5 twH CLK OUT Pulse duration, clock high 3.0 5.0 twL CLK OUT Pulse duration, clock low 3.0 5.0 f = 100 MHz, See Figure 13 ns tsu Rax/RBx Setup time to CLK OUT 2.0 th Rax/RBx Hold time to CLK OUT 2.5 tpd(RCC) RCLK ± to CLK OUT Propagation delay time At TA = 25°C, VCC = 3.3 V, See Figure 14 6 9 ns ten(RPLL) Receiver phase lock loop enable time See Figure 15 10 ms tdis(R) Receiver disable time See Figure 16 1 µs (1) All typical values are at VCC = 3.3 V, TA = 25°C. (2) Receiver skew margin is defined as the valid data sampling region at the receiver inputs. This margin takes into account the transmitter pulse positions (min and max) and the receiver input setup and hold time (internal data sampling window - RSPos). This margin allows for LVDS interconnect skew, inter-symbol interference (both dependent on type/length of cable), and clock jitter (less than 150 ps). 9 |
Similar Part No. - SN75LVDT1422 |
|
Similar Description - SN75LVDT1422 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |