Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

LTC2430CGN Datasheet(PDF) 9 Page - Linear Technology

Part # LTC2430CGN
Description  20-Bit No Latency Delta-Sigma ADCs with Differential Input and Differential Reference
Download  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LINER [Linear Technology]
Direct Link  http://www.linear.com
Logo LINER - Linear Technology

LTC2430CGN Datasheet(HTML) 9 Page - Linear Technology

Back Button LTC2430CGN Datasheet HTML 5Page - Linear Technology LTC2430CGN Datasheet HTML 6Page - Linear Technology LTC2430CGN Datasheet HTML 7Page - Linear Technology LTC2430CGN Datasheet HTML 8Page - Linear Technology LTC2430CGN Datasheet HTML 9Page - Linear Technology LTC2430CGN Datasheet HTML 10Page - Linear Technology LTC2430CGN Datasheet HTML 11Page - Linear Technology LTC2430CGN Datasheet HTML 12Page - Linear Technology LTC2430CGN Datasheet HTML 13Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 40 page
background image
LTC2430/LTC2431
9
24301f
VCC (Pin 1): Positive Supply Voltage. Bypass to GND
(Pin 6) with a 10
µF tantalum capacitor in parallel with
0.1
µF ceramic capacitor as close to the part as possible.
REF+ (Pin 2), REF(Pin 3): Differential Reference Input.
The voltage on these pins can have any value between GND
and VCC as long as the reference positive input, REF+, is
maintained more positive than the reference negative
input, REF , by at least 0.1V.
IN+ (Pin 4), IN(Pin 5): Differential Analog Input. The
voltage on these pins can have any value between
GND – 0.3V and VCC + 0.3V. Within these limits, the
converter bipolar input range (VIN = IN+ – IN) extends
from – 0.5 • (VREF) to 0.5 • (VREF). Outside this input
range, the converter produces unique overrange and
underrange output codes.
GND (Pin 6): Ground. Connect this pin to a ground plane
through a low impedance connection.
CS (Pin 7): Active LOW Digital Input. A LOW on this pin
enables the SDO digital output and wakes up the ADC.
Following each conversion, the ADC automatically enters
the Sleep mode and remains in this low power state as
long as CS is HIGH. A LOW-to-HIGH transition on CS
during the Data Output transfer aborts the data transfer
and starts a new conversion.
PI FU CTIO S
GND (Pins 1, 7, 8, 9, 10, 15, 16): Ground. Multiple ground
pins internally connected for optimum ground current flow
and VCC decoupling. Connect each one of these pins to a
ground plane through a low impedance connection. All seven
pins must be connected to ground for proper operation.
VCC (Pin 2): Positive Supply Voltage. Bypass to GND with
a 10
µF tantalum capacitor in parallel with 0.1µF ceramic
capacitor as close to the part as possible.
REF+ (Pin 3), REF(Pin 4): Differential Reference Input.
The voltage on these pins can have any value between GND
and VCC as long as the reference positive input, REF+, is
maintained more positive than the reference negative
input, REF , by at least 0.1V.
IN+ (Pin 5), IN(Pin 6): Differential Analog Input. The
voltage on these pins can have any value between
GND – 0.3V and VCC + 0.3V. Within these limits the
converter bipolar input range (VIN = IN+ – IN) extends
from – 0.5 • (VREF) to 0.5 • (VREF). Outside this input range
the converter produces unique overrange and underrange
output codes.
CS (Pin 11): Active LOW Digital Input. A LOW on this pin
enables the SDO digital output and wakes up the ADC.
Following each conversion the ADC automatically enters
the Sleep mode and remains in this low power state as
long as CS is HIGH. A LOW-to-HIGH transition on CS
during the Data Output transfer aborts the data transfer
and starts a new conversion.
SDO (Pin 12): Three-State Digital Output. During the Data
Output period, this pin is used as serial data output. When
the chip select CS is HIGH (CS = VCC) the SDO pin is in a
high impedance state. During the Conversion and Sleep
periods, this pin is used as the conversion status output.
The conversion status can be observed by pulling CS LOW.
SCK (Pin 13): Bidirectional Digital Clock Pin. In Internal
Serial Clock Operation mode, SCK is used as digital output
for the internal serial interface clock during the Data
Output period. In External Serial Clock Operation mode,
SCK is used as digital input for the external serial interface
clock during the Data Output period. A weak internal pull-
up is automatically activated in Internal Serial Clock Op-
eration mode. The Serial Clock Operation mode is deter-
mined by the logic level applied to the SCK pin at power up
or during the most recent falling edge of CS.
FO (Pin 14): Frequency Control Pin. Digital input that
controls the ADC’s notch frequencies and conversion
time. When the FO pin is connected to VCC (FO = VCC), the
converter uses its internal oscillator and the digital filter
first null is located at 50Hz. When the FO pin is connected
to GND (FO = OV), the converter uses its internal oscillator
and the digital filter first null is located at 60Hz. When FO
is driven by an external clock signal with a frequency fEOSC,
the converter uses this signal as its system clock and the
digital filter first null is located at a frequency fEOSC/2560.
(LTC2430)
(LTC2431)


Similar Part No. - LTC2430CGN

ManufacturerPart #DatasheetDescription
logo
Linear Technology
LTC2430 LINER-LTC2430_15 Datasheet
460Kb / 40P
   20-Bit No Latency ADCs with Differential Input and Differential Reference
More results

Similar Description - LTC2430CGN

ManufacturerPart #DatasheetDescription
logo
Linear Technology
LTC2431 LINER-LTC2431_15 Datasheet
460Kb / 40P
   20-Bit No Latency ADCs with Differential Input and Differential Reference
LTC2430 LINER-LTC2430_15 Datasheet
460Kb / 40P
   20-Bit No Latency ADCs with Differential Input and Differential Reference
LTC2435 LINER-LTC2435 Datasheet
463Kb / 40P
   20-Bit No Latency ADCs with Differential Input and Differential Reference
LTC2435 LINER-LTC2435_15 Datasheet
645Kb / 42P
   20-Bit No Latency ADCs with Differential Input and Differential Reference
LTC2435-1 LINER-LTC2435-1_15 Datasheet
645Kb / 42P
   20-Bit No Latency ADCs with Differential Input and Differential Reference
LTC2415 LINER-LTC2415_15 Datasheet
601Kb / 40P
   24-Bit No Latency ADCs with Differential Input and Differential Reference
LTC2415 LINER-LTC2415 Datasheet
591Kb / 40P
   24-Bit No Latency ADCs with Differential Input and Differential Reference
LTC2415-1 LINER-LTC2415-1_15 Datasheet
601Kb / 40P
   24-Bit No Latency ADCs with Differential Input and Differential Reference
LTC2410 LINER-LTC2410 Datasheet
778Kb / 44P
   24-Bit No Latency ADC with Differential Input and Differential Reference
LTC2410 LINER-LTC2410_15 Datasheet
673Kb / 48P
   24-Bit No Latency ADC with Differential Input and Differential Reference
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com