Electronic Components Datasheet Search |
|
IDT72V3611L15PQF Datasheet(PDF) 4 Page - Integrated Device Technology |
|
IDT72V3611L15PQF Datasheet(HTML) 4 Page - Integrated Device Technology |
4 / 20 page 4 IDT72V3611 3.3V, CMOS SyncFIFOTM 64 x 36 COMMERCIALTEMPERATURERANGE Symbol Name I/O Description A0-A35 Port-A Data I/O 36-bit bidirectional data port for side A. AE Almost-EmptyFlag O Programmable Almost-Empty flag synchronized to CLKB. It is LOW when the number of words in the FIFO is less than or equal to the value in the offset register, X. AF Almost-FullFlag O Programmable Almost-Full flag synchronized to CLKA. It is LOW when the number of empty locations in the FIFO is less than or equal to the value in the Offset register, X. B0-B35 Port-B Data. I/O 36-bit bidirectional data port for side B. CLKA Port-A Clock I CLKA is a continuous clock that synchronizes all data transfers through port-A and can be asynchronous or coincident to CLKB. FF and AF are synchronized to the LOW-to-HIGH transition of CLKA. CLKB Port-B Clock I CLKB is a continuous clock that synchronizes all data transfers through port-B and can be asynchronous or coincident to CLKA. EF and AE are synchronized totheLOW-to-HIGH transition of CLKB. CSA Port-A Chip Select I CSAmust be LOW to enable a LOW-to-HIGH transition of CLKA to read or write data on port-A. The A0-A35 outputs are in the high-impedance state when CSAis HIGH. CSB Port-B Chip Select I CSBmust be LOW to enable a LOW-to-HIGH transition of CLKB to read or write data on port-B. The B0-B35 outputs are in the high-impedance state when CSBis HIGH. EF Empty Flag O EFis synchronized to the LOW-to-HIGH transition of CLKB. When EFis LOW, the FIFO is empty, and reads from its memory are disabled. Data can be read from the FIFO to its output register when EF is HIGH. EF is forced LOW when the device is reset and is set HIGH by the second LOW-to-HIGH transition of CLKB after data is loaded into empty FIFO memory. ENA Port-A Enable I ENA must be HIGH to enable a LOW-to-HIGH transition of CLKA to read or write data on port-A. ENB Port-B Enable I ENB must be HIGH to enable a LOW-to-HIGH transition of CLKB to read or write data on port-B. FF Full Flag O FFis synchronized to the LOW-to-HIGH transition of CLKA. When FFis LOW, the FIFO is full, and writes to its memory are disabled. FF is forced LOW when the device is reset and is set HIGH by the second LOW-to-HIGH transition of CLKA after reset. FS1, FS0 Flag-OffsetSelects I The LOW-to-HIGH transition of RSTlatches the values of FS0 and FS1, which loads one of four preset values into the Almost-Full and Almost-Empty Offset register (X). MBA Port-A Mailbox Select I A HIGH level on MBA chooses a mailbox register for a port-A read or write operation. MBB Port-B Mailbox Select I A HIGH level on MBB chooses a mailbox register for a port-B read or write operation. When the B0-B35 outputs are active, a HIGH level on MBB selects data from the mail1 register for output, and a LOW level selects the FIFO output register data for output. MBF1 Mail1 Register Flag O MBF1is set LOW by a LOW-to-HIGH transition of CLKA that writes data to the mail1 register. Writes to the mail1 register are inhibited while MBF1is set LOW. MBF1is set HIGH by a LOW-to-HIGH transition of CLKB when a port-B read is selected and MBB is HIGH. MBF1 is set HIGH when the device is reset. MBF2 Mail2 Register Flag O MBF2 is set LOW by a LOW-to-HIGH transition of CLKB that writes data to the mail2 register. Writes to the mail2 register are inhibited while MBF2 is LOW. MBF2 is set HIGH by a LOW-to-HIGH transition of CLKA when a port-A read is selected and MBA is HIGH. MBF2 is set HIGH when the device is reset. ODD/ Odd/Even Parity I Odd parity is checked on each port when ODD/ EVEN is HIGH, and even parity is checked when EVEN Select ODD/ EVEN is LOW. ODD/EVEN also selects the type of parity generated for each port if parity generation is enabled for a read operation. PEFA Port-A Parity Error O When any byte applied to terminals A0-A35 fails parity, PEFA is LOW. Bytes are organized as Flag [Port A) A0-A8, A9-A17, A18-A26, and A27-A35, with the most significant bit of each byte serving as the parity bit. The type of parity checked is determined by the state of the ODD/ EVEN input. The parity trees used to check the A0-A35 inputs are shared by the mail2 register to generate parity if parity generation is selected by PGA. Therefore, if a mail2 read with parity generation is setup by having CSA LOW, ENA HIGH, W/RA LOW, MBA HIGH, and PGA HIGH, the PEFA flag is forced HIGH regardless of the state of A0-A35 inputs. PIN DESCRIPTION |
Similar Part No. - IDT72V3611L15PQF |
|
Similar Description - IDT72V3611L15PQF |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |