Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

DS1345WP-100-IND Datasheet(PDF) 2 Page - Dallas Semiconductor

Part # DS1345WP-100-IND
Description  3.3V 1024k Nonvolatile SRAM with Battery Monitor
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  DALLAS [Dallas Semiconductor]
Direct Link  https://www.maximintegrated.com/en.html
Logo DALLAS - Dallas Semiconductor

DS1345WP-100-IND Datasheet(HTML) 2 Page - Dallas Semiconductor

  DS1345WP-100-IND Datasheet HTML 1Page - Dallas Semiconductor DS1345WP-100-IND Datasheet HTML 2Page - Dallas Semiconductor DS1345WP-100-IND Datasheet HTML 3Page - Dallas Semiconductor DS1345WP-100-IND Datasheet HTML 4Page - Dallas Semiconductor DS1345WP-100-IND Datasheet HTML 5Page - Dallas Semiconductor DS1345WP-100-IND Datasheet HTML 6Page - Dallas Semiconductor DS1345WP-100-IND Datasheet HTML 7Page - Dallas Semiconductor DS1345WP-100-IND Datasheet HTML 8Page - Dallas Semiconductor DS1345WP-100-IND Datasheet HTML 9Page - Dallas Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 12 page
background image
DS1345W
2 of 12
READ MODE
The DS1345W executes a read cycle whenever WE (Write Enable) is inactive (high) and CE (Chip
Enable) and OE (Output Enable) are active (low). The unique address specified by the 17 address inputs
(A0 - A16) defines which of the 131,072 bytes of data is to be accessed. Valid data will be available to the
eight data output drivers within tACC(Access Time) after the last address input signal is stable, providing
that CE and OE (Output Enable) access times are also satisfied. If OE and CE access times are not
satisfied, then data access must be measured from the later occurring signal ( CE or OE ) and the limiting
parameter is either tCO for CE or tOE for OE rather than address access.
WRITE MODE
The DS1345W executes a write cycle whenever the WE and CE signals are in the active (low) state after
address inputs are stable. The later occurring falling edge of CE or WE will determine the start of the
write cycle. The write cycle is terminated by the earlier rising edge of CE or WE . All address inputs must
be kept valid throughout the write cycle. WE must return to the high state for a minimum recovery time
(tWR) before another cycle can be initiated. The OE control signal should be kept inactive (high) during
write cycles to avoid bus contention. However, if the output drivers are enabled ( CE and OE active) then
WE
will disable the outputs in tODW from its falling edge.
DATA RETENTION MODE
The DS1345W provides full functional capability for VCC greater than 3.0 volts and write protects by 2.8
volts. Data is maintained in the absence of VCC without any additional support circuitry. The nonvolatile
static RAMs constantly monitor VCC. Should the supply voltage decay, the NV SRAMs automatically
write protect themselves, all inputs become “don’t care,” and all outputs become high impedance. As VCC
falls below approximately 2.5 volts, the power switching circuit connects the lithium energy source to
RAM to retain data. During power-up, when VCC rises above approximately 2.5 volts, the power
switching circuit connects external VCC to the RAM and disconnects the lithium energy source. Normal
RAM operation can resume after VCC exceeds 3.0 volts.
SYSTEM POWER MONITORING
The DS1345W has the ability to monitor the external VCC power supply. When an out-of-tolerance power
supply condition is detected, the NV SRAM warns a processor-based system of impending power failure
by asserting RST . On power up, RST is held active for 200ms nominal to prevent system operation
during power-on transients and to allow tREC to elapse. RST has an open-drain output driver.
BATTERY MONITORING
The DS1345W automatically performs periodic battery voltage monitoring on a 24-hour time interval.
Such monitoring begins within tREC after VCC rises above VTP and is suspended when power failure
occurs.
After each 24-hour period has elapsed, the battery is connected to an internal 1MΩ test resistor for 1
second. During this 1 second, if battery voltage falls below the battery voltage trip point (2.6V), the
battery warning output BW is asserted. Once asserted, BW remains active until the module is replaced.
The battery is still retested after each VCC power-up, however, even if BW is active. If the battery voltage
is found to be higher than 2.6V during such testing, BW is de-asserted and regular 24-hour testing
resumes. BW has an open-drain output driver.


Similar Part No. - DS1345WP-100-IND

ManufacturerPart #DatasheetDescription
logo
Maxim Integrated Produc...
DS1345W MAXIM-DS1345W Datasheet
217Kb / 10P
   3.3V 1024k Nonvolatile SRAM with Battery Monitor
19-5587; Rev 10/10
More results

Similar Description - DS1345WP-100-IND

ManufacturerPart #DatasheetDescription
logo
Maxim Integrated Produc...
DS1345W MAXIM-DS1345W Datasheet
217Kb / 10P
   3.3V 1024k Nonvolatile SRAM with Battery Monitor
19-5587; Rev 10/10
logo
Dallas Semiconductor
DS1345BL DALLAS-DS1345BL Datasheet
219Kb / 9P
   1024K Nonvolatile SRAM with Battery Monitor
logo
Maxim Integrated Produc...
DS1345Y MAXIM-DS1345Y Datasheet
220Kb / 12P
   1024k Nonvolatile SRAM with Battery Monitor
032904
DS1345YL MAXIM-DS1345YL Datasheet
387Kb / 9P
   1024K Nonvolatile SRAM with Battery Monitor
022598
logo
Dallas Semiconductor
DS1345Y DALLAS-DS1345Y Datasheet
211Kb / 12P
   1024k Nonvolatile SRAM with Battery Monitor
logo
Maxim Integrated Produc...
DS1345Y MAXIM-DS1345Y_V01 Datasheet
193Kb / 10P
   1024k Nonvolatile SRAM with Battery Monitor
2010
logo
Dallas Semiconductor
DS1245W DALLAS-DS1245W Datasheet
218Kb / 11P
   3.3V 1024k Nonvolatile SRAM
logo
Maxim Integrated Produc...
DS1245W MAXIM-DS1245W Datasheet
229Kb / 10P
   3.3V 1024k Nonvolatile SRAM
19-5640; Rev 11/10
logo
Dallas Semiconductor
DS1350W DALLAS-DS1350W Datasheet
107Kb / 11P
   3.3V 4096K Nonvolatile SRAM with Battery Monitor
logo
Maxim Integrated Produc...
DS1330W MAXIM-DS1330W Datasheet
224Kb / 10P
   3.3V 256k Nonvolatile SRAM with Battery Monitor
19-5590; Rev 10/10
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com