Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

V292BMC Datasheet(PDF) 3 Page - List of Unclassifed Manufacturers

Part # V292BMC
Description  HIGH PERFORMANCE BURST DRAM CONTROLLER FOR Am29030/40 PROCESSORS
Download  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC1 [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC1 - List of Unclassifed Manufacturers

V292BMC Datasheet(HTML) 3 Page - List of Unclassifed Manufacturers

  V292BMC Datasheet HTML 1Page - List of Unclassifed Manufacturers V292BMC Datasheet HTML 2Page - List of Unclassifed Manufacturers V292BMC Datasheet HTML 3Page - List of Unclassifed Manufacturers V292BMC Datasheet HTML 4Page - List of Unclassifed Manufacturers V292BMC Datasheet HTML 5Page - List of Unclassifed Manufacturers V292BMC Datasheet HTML 6Page - List of Unclassifed Manufacturers V292BMC Datasheet HTML 7Page - List of Unclassifed Manufacturers V292BMC Datasheet HTML 8Page - List of Unclassifed Manufacturers V292BMC Datasheet HTML 9Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 14 page
background image
V292BMC Rev.D
Copyright © 1998, V3 Semiconductor Corp.
V292BMC Rev D Data Sheet Rev 3.2
3
Table 3: Signal Descriptions
Memory Interface Signals
Signal
Type
Ra
Description
AA[11:0]
AB[11:0]
O12-3
X
Leaf A and B row and column address, multiplexed on the same
pins. When non-interleaved operation is selected, only address bus
AA should be used.
RASA[3:0]
RASB[3:0]
O12-3
H
Row Address Strobe. These strobes indicate the presence of a valid
row address on busses AA(B)[11:0]. These signals are to be con-
nected one to each 32-bit leaf of memory.
CASA[3:0]
CASB[3:0]
O12-3
H
Column Address Strobe. These strobes latch a column address from
AA(B)[11:0]. They are assigned one to each byte in a leaf.
MWEA
MWEB
O12-3
H
Memory Write Enable. These are the DRAM write strobes. One is
supplied for each leaf to minimize signal loading.
RFS/AUXT
O12
H
Refresh in progress. This output is multi-function signal. The signal
name, as it appears on the logic symbol, is the default signal names.
This signal gives notice that a refresh cycle is to be executed. The
timing leads RAS only refresh by one cycle. The output may also
function as AUX timer interrupt.
Configuration
Signal
Type
R
Description
MOD4
I
Selects Modulo 4 (word) bursting for multiplexed address AA(B).
Buffer Controls Signals
Signal
Type
R
Description
TXA
TXB
O12
H
Data Transmit A and B. These outputs are multi-function signals.
The signal names, as they appear on the logic symbol, are the
default signal names (Mode 0). The purpose of these outputs is to
control buffer output enables during data read transactions and, in
effect, control the multiplexing of data from each memory leaf onto
the Am29030/40 data bus.
LEA
LEB
O12
L
These outputs are mode independent, however, the timing of the
signals change for different operational modes. They control trans-
parent latches that hold data transmitted during a write transaction.
In modes 0 and 1, the latch controls follow the timing of CAS for
each leaf, while in modes 2 and 3 the timing of LEA and LEB is
shortened to 1/2 clock.
Local Bus Interface


Similar Part No. - V292BMC

ManufacturerPart #DatasheetDescription
logo
Z-Communications, Inc
V295ME01 ZCOMM-V295ME01 Datasheet
71Kb / 2P
   LOW COST - HIGH PERFORMANCE VOLTAGE CONTROLLED OSCILLATOR
V295ME01 ZCOMM-V295ME01 Datasheet
88Kb / 2P
   Voltage-Controlled Oscillator Surface Mount Module
V295ME01 ZCOMM-V295ME01 Datasheet
86Kb / 2P
   Voltage-Controlled Oscillator Surface Mount Module
V295ME01 ZCOMM-V295ME01_10 Datasheet
88Kb / 2P
   Voltage-Controlled Oscillator Surface Mount Module
V295ME01 ZCOMM-V295ME01_14 Datasheet
86Kb / 2P
   Voltage-Controlled Oscillator Surface Mount Module
More results

Similar Description - V292BMC

ManufacturerPart #DatasheetDescription
logo
List of Unclassifed Man...
V96BMC ETC1-V96BMC Datasheet
100Kb / 14P
   HIGH PERFORMANCE BURST DRAM CONTROLLER FOR i960Cx/Hx/Jx PROCESSORS
logo
Vishay Siliconix
SI9142 VISHAY-SI9142 Datasheet
261Kb / 11P
   Synchronous Buck Controller for High Performance Processors
Rev. C, 05-Apr-99
logo
List of Unclassifed Man...
TIC-1000A ETC2-TIC-1000A Datasheet
383Kb / 2P
   High Performance, Value Compound for High-End Computer Processors
logo
Intel Corporation
M82C288 INTEL-M82C288 Datasheet
335Kb / 20P
   BUS CONTROLLER FOR M80286 PROCESSORS
M82288 INTEL-M82288 Datasheet
1Mb / 16P
   BUS CONTROLLER FOR M82286 PROCESSORS
82C288 INTEL-82C288 Datasheet
1Mb / 21P
   BUS CONTROLLER FOR 80286 PROCESSORS
logo
Zilog, Inc.
Z80382 ZILOG-Z80382 Datasheet
304Kb / 77P
   HIGH-PERFORMANCE DATA COMMUNICATIONS PROCESSORS
logo
California Micro Device...
PAC560GTL CALMIRCO-PAC560GTL Datasheet
254Kb / 3P
   HIGH PERFORMANCE GTL TERMINATION NETWORK FOR SOCKET 370 PROCESSORS
PACGTL CALMIRCO-PACGTL Datasheet
515Kb / 3P
   HIGH PERFORMANCE GTL TERMINATION NETWORK FOR SOCKET 370 PROCESSORS
logo
Elpida Memory
PD488588FF ELPIDA-PD488588FF Datasheet
1Mb / 79P
   288M bits Direct Rambus DRAM for High Performance Solution
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com