3 / 18 page
© 2002 QuickLogic Corporation
www.quicklogic.com
3
•
•
•
•
•
•
QL4009 QuickRAM Data Sheet Rev B
Product Summary
Total of 82 I/O Pins
•
74 bi-directional input/output pins, PCI-compliant for 5.0 V and 3.3 V buses for
-1/-2/-3/-4 speed grades
•
8 high-drive input/distributed network pins
Eight Low-Skew Distributed Networks
•
Two array clock/control networks available to the logic cell flip-flop clock, set and reset
inputs - each driven by an input-only pin
•
Six global clock/control networks available to the logic cell F1, clock, set and reset inputs
and the input and I/O register clock, reset and enable inputs as well as the output enable
control - each driven by an input-only or I/O pin, or any logic cell output or I/O cell
feedback
High Performance Silicon
•
Input + logic cell + output total delays under 6 ns
•
Data path speeds over 400 MHz
•
Counter speeds over 300 MHz
•
FIFO speeds over 160+ MHz