Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

AS9C25128M2036L-166PC Datasheet(PDF) 8 Page - Alliance Semiconductor Corporation

Part # AS9C25128M2036L-166PC
Description  2.5V 256/128K X 36 Synchronous Dual-port SRAM with 3.3V or 2.5V interface
Download  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALSC [Alliance Semiconductor Corporation]
Direct Link  https://www.alliancememory.com
Logo ALSC - Alliance Semiconductor Corporation

AS9C25128M2036L-166PC Datasheet(HTML) 8 Page - Alliance Semiconductor Corporation

Back Button AS9C25128M2036L-166PC Datasheet HTML 4Page - Alliance Semiconductor Corporation AS9C25128M2036L-166PC Datasheet HTML 5Page - Alliance Semiconductor Corporation AS9C25128M2036L-166PC Datasheet HTML 6Page - Alliance Semiconductor Corporation AS9C25128M2036L-166PC Datasheet HTML 7Page - Alliance Semiconductor Corporation AS9C25128M2036L-166PC Datasheet HTML 8Page - Alliance Semiconductor Corporation AS9C25128M2036L-166PC Datasheet HTML 9Page - Alliance Semiconductor Corporation AS9C25128M2036L-166PC Datasheet HTML 10Page - Alliance Semiconductor Corporation AS9C25128M2036L-166PC Datasheet HTML 11Page - Alliance Semiconductor Corporation AS9C25128M2036L-166PC Datasheet HTML 12Page - Alliance Semiconductor Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 30 page
background image
AS9C25256M2036L
AS9C25128M2036L
9/30/04, v.1.3
Alliance Semiconductor
P. 8 of 30
®
Byte control truth table[1,2,3,4,5]
Notes:
1. L = low, H = high
2. CE0 = L, CE1 = H (Chip in Select mode)
3. R/W = H for a Read operation, R/W = L for a Write operation
4. Byte 3 - DQ[35:27], Byte 2 - DQ[26:18], Byte 1 - DQ[17:9], Byte 0 - DQ[8:0]
5. More than one byte enable may be simultaneously asserted
Read/write control truth table[1,4]
Notes:
1. L = low, H = high, X = don't care
2. CE is an internal signal. CE = H implies 'Chip is Deselected' (CE0 = H or CE1 =L), CE = L implies 'Chip is Selected' (CE0 = L and CE1 =H)
3. BEn refers to any one of the 4 byte controls [n= 3,2,1 or 0] and DQn refers to the corresponding Byte
4. Snooze de-asserted (ZZ=L)
5. True in flow-through mode. For Pipeline mode there will be a 1 cycle latency [refer timing diagrams]
6. For a write command issued before the completion of a read command, OE must be HIGH before the input data setup time and held HIGH throughout the input data hold time.
7. All DQs are tristated on power-up
8. OE should be asserted (OE = L) (Refer Read timing waveform)
9. In pipeline mode the DQs are HighZ-ed in the same cycle if R/W=L
Counter control truth table[1,2,5,6]
Notes:
1. L = low, H = high, X = don't care
2. Cycle can be Read, Write or Deselect (Controlled by appropriate setting of R/W, CE0, CE1 and BEn)
3. ADS, INC, RPT are independent of all other memory controls including R/W, CE0,CE1 and BEn (i.e Counter works independent of R/W, CE0,CE1 and BEn)
4. The 'Mirror register' used for the Repeat operation is loaded with External address during every valid ADS access. “Am” refers to the mirror register content.
5. Clock to the counter is disabled during Snooze mode (True for both ports).
6. The counter and the mirror registers are not initialized on Power-up (refer Counter description).
BE3
BE2
BE1
BE0
CLK
Mode
H
H
H
H
L to H
All Bytes Deselected - NOP
H
H
H
L
L to H
Read or Write Byte 0
H
H
L
H
L to H
Read or Write Byte 1
H
L
H
H
L to H
Read or Write Byte 2
L
H
H
H
L to H
Read or Write Byte 3
CE[2]
R/W
BEn[3]
CLK
Operation
DQn[0:8][3,7]
H
X
X
L to H
Chip Deselect
Hi-Z[5,9]
L
X
H
L to H
Byte Deselect
Hi-Z[5,9]
L
L
L
L to H
Byte Write
Din[6]
L
H
L
L to H
Byte Read
Qout[5,8]
CLK
ADS[3]
INC[3]
RPT[3]
External
Address
Previous
Address
Accessed
Mirror
Register
Content[4]
Address
Accessed
Operation
L to H
L
X
H
An
X
An
An
Load[4]
L to H
H
L
H
X
An
Am
An + 1
Increment
L to H
H
H
H
X
An
Am
An
Hold
L to H
X
X
L
X
X
Am
Am
Repeat


Similar Part No. - AS9C25128M2036L-166PC

ManufacturerPart #DatasheetDescription
logo
Alliance Semiconductor ...
AS9C25256M2018L-133BC ALSC-AS9C25256M2018L-133BC Datasheet
1Mb / 30P
   2.5V 512/256K x 18 Synchronous Dual-port SRAM with 3.3V or 2.5V interface
AS9C25256M2018L-133BI ALSC-AS9C25256M2018L-133BI Datasheet
1Mb / 30P
   2.5V 512/256K x 18 Synchronous Dual-port SRAM with 3.3V or 2.5V interface
AS9C25256M2018L-133FC ALSC-AS9C25256M2018L-133FC Datasheet
1Mb / 30P
   2.5V 512/256K x 18 Synchronous Dual-port SRAM with 3.3V or 2.5V interface
AS9C25256M2018L-133FI ALSC-AS9C25256M2018L-133FI Datasheet
1Mb / 30P
   2.5V 512/256K x 18 Synchronous Dual-port SRAM with 3.3V or 2.5V interface
AS9C25256M2018L-133TC ALSC-AS9C25256M2018L-133TC Datasheet
1Mb / 30P
   2.5V 512/256K x 18 Synchronous Dual-port SRAM with 3.3V or 2.5V interface
More results

Similar Description - AS9C25128M2036L-166PC

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT70T3719 IDT-IDT70T3719 Datasheet
303Kb / 25P
   HIGH-SPEED 2.5V 256/128K x 72 SYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE
logo
Renesas Technology Corp
70T3719 RENESAS-70T3719 Datasheet
605Kb / 26P
   HIGH-SPEED 2.5V 256/128K x 72 SYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE
NOVEMBER 2019
logo
Alliance Semiconductor ...
AS9C25512M2018L ALSC-AS9C25512M2018L Datasheet
1Mb / 30P
   2.5V 512/256K x 18 Synchronous Dual-port SRAM with 3.3V or 2.5V interface
logo
Renesas Technology Corp
70T3339 RENESAS-70T3339 Datasheet
628Kb / 28P
   HIGH-SPEED 2.5V 512/256/128K X 18 SYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE
NOVEMBER 2019
logo
Integrated Device Techn...
IDT70T3399 IDT-IDT70T3399 Datasheet
485Kb / 28P
   HIGH-SPEED 2.5V 512/256/128K X 18 SYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE
logo
Renesas Technology Corp
70T3519 RENESAS-70T3519 Datasheet
619Kb / 30P
   HIGH-SPEED 2.5V 256/128/64K x 36 SYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE
NOVEMBER 2019
logo
Integrated Device Techn...
IDT70T3519 IDT-IDT70T3519 Datasheet
432Kb / 28P
   HIGH-SPEED 2.5V 256/128/64K x 36 SYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE
logo
Renesas Technology Corp
70V3319 RENESAS-70V3319 Datasheet
544Kb / 24P
   HIGH-SPEED 3.3V 256/128K x 18 SYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE
NOVEMBER 2019
logo
Integrated Device Techn...
IDT70T651 IDT-IDT70T651 Datasheet
344Kb / 27P
   HIGH-SPEED 2.5V 256/128K x 36 ASYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V 0R 2.5V INTERFACE
logo
Renesas Technology Corp
70T651 RENESAS-70T651 Datasheet
431Kb / 29P
   HIGH-SPEED 2.5V 256/128K x 36 ASYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V 0R 2.5V INTERFACE
MAY 2019
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com