Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

11257-804 Datasheet(PDF) 6 Page - List of Unclassifed Manufacturers

Part # 11257-804
Description  LOW-SKEW CLOCK FANOUT BUFFER ICs
Download  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC1 [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC1 - List of Unclassifed Manufacturers

11257-804 Datasheet(HTML) 6 Page - List of Unclassifed Manufacturers

Back Button 11257-804 Datasheet HTML 2Page - List of Unclassifed Manufacturers 11257-804 Datasheet HTML 3Page - List of Unclassifed Manufacturers 11257-804 Datasheet HTML 4Page - List of Unclassifed Manufacturers 11257-804 Datasheet HTML 5Page - List of Unclassifed Manufacturers 11257-804 Datasheet HTML 6Page - List of Unclassifed Manufacturers 11257-804 Datasheet HTML 7Page - List of Unclassifed Manufacturers 11257-804 Datasheet HTML 8Page - List of Unclassifed Manufacturers 11257-804 Datasheet HTML 9Page - List of Unclassifed Manufacturers 11257-804 Datasheet HTML 10Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 19 page
background image
XT
April 1999
4.5.99
6
)6)6)6)6
/RZ6NHZ &ORFN)DQRXW%XIIHU ,&V
,62
For an I
2C-bus interface, the device can support two de-
vice addresses to permit multiple devices on one I
2C-bus.
The A2 address bit is ignored and can be set to either a
one or a zero.
Therefore, for an I
2C-bus interface the device address is:
A6
A5
A4
A3
A2
A1
A0
101
1
X
00
4.2.2
I
2C-bus: Random Register Write Procedure
Random write operations, as shown in Figure
6, allow the master to directly write to any
register. To initiate a write procedure, the R/W
bit that is transmitted after the seven-bit I
2C
device address is a logic-low. This indicates to the ad-
dressed slave device that a register address will follow
after the slave device acknowledges its device address.
The register address is written into the slave’s address
pointer. Following an acknowledge by the slave, the
master is allowed to write eight bits of data into the ad-
dressed register. A final acknowledge is returned by the
device, and the master generates a STOP condition.
If either a STOP or a repeated START condition occurs
during a Register Write, the data that has been trans-
ferred is ignored.
4.2.3
I
2C-bus: Random Register Read Procedure
Random read operations allow the master to directly read
from any register. To perform a read procedure, as
shown in Figure 7, the R/W bit that is transmitted after the
seven-bit I
2C address is a logic-low, as in the Register
Write procedure. This indicates to the addressed slave
device that a register address will follow after the slave
device acknowledges its device address. The register
address is then written into the slave’s address pointer.
Following an acknowledge by the slave, the master gen-
erates a repeated START condition. The repeated
START terminates the write procedure, but not until after
the slave’s address pointer is set. The slave address is
then resent, with the R/W bit set this time to a logic-high,
indicating to the slave that data will be read. The slave
will acknowledge the device address, and then transmits
the eight-bit word. The master does not acknowledge the
transfer but does generate a STOP condition.
4.2.4
I
2C-bus: Sequential Register Write Procedure
Sequential write operations, as shown in Figure 8, allow
the master to write to each register in order. The register
pointer is automatically incremented after each write. This
procedure is more efficient than the Random Register
Write if several registers must be written.
To initiate a write procedure, the R/W bit that is transmit-
ted after the seven-bit I
2C device address is a logic-low.
This indicates to the addressed slave device that a reg-
ister address will follow after the slave device acknowl-
edges its device address. The register address is written
into the slave’s address pointer. Following an acknowl-
edge by the slave, the master is allowed to write data up
to the last addressed register before the register address
pointer overflows back to the beginning address. An ac-
knowledge by the device between each byte of data must
occur before the next data byte is sent.
Registers are updated every time the device sends an
acknowledge to the host. The register update does not
wait for the STOP condition to occur. Registers are
therefore updated at different times during a Sequential
Register Write.
4.2.5
I
2C-bus: Sequential Register Read Procedure
Sequential read operations allow the master to read from
each register in order. The register pointer is automati-
cally incremented by one after each read. This proce-
dure, as shown in Figure 9, is more efficient than the
Random Register Read if several registers must be read
from.
To perform a read procedure, the R/W bit that is trans-
mitted after the seven-bit I
2C address is a logic-low, as in
the Register Write procedure. This indicates to the ad-
dressed slave device that a register address will follow
after the slave device acknowledges its device address.
The register address is then written into the slave’s ad-
dress pointer.
Following an acknowledge by the slave, the master gen-
erates a repeated START condition. The repeated
START terminates the write procedure, but not until after
the slave’s address pointer is set. The slave address is
then resent, with the R/W bit set this time to a logic-high,
indicating to the slave that data will be read. The slave
will acknowledge the device address, and then transmits
all data starting with the initial addressed register. The
register address pointer will overflow if the initial register
address is larger than zero. After the last byte of data, the
master does not acknowledge the transfer but does gen-
erate a STOP condition.


Similar Part No. - 11257-804

ManufacturerPart #DatasheetDescription
logo
Lapp.
1125752 LAPP-1125752 Datasheet
174Kb / 1P
   OLFLEX® CLASSIC 110 SY
08.03.2023
More results

Similar Description - 11257-804

ManufacturerPart #DatasheetDescription
logo
Micrel Semiconductor
PL123-05NSC MICREL-PL123-05NSC Datasheet
386Kb / 8P
   Low Skew Fanout Buffer
logo
ON Semiconductor
NB3N551 ONSEMI-NB3N551_12 Datasheet
134Kb / 7P
   Ultra-Low Skew 1:4 Clock Fanout Buffer
July, 2012 ??Rev. 4
SB3N551 ONSEMI-SB3N551 Datasheet
81Kb / 6P
   Ultra-Low Skew 1:4 Clock Fanout Buffer
January, 2015 ??Rev. 0
logo
Cypress Semiconductor
CY7B9910 CYPRESS-CY7B9910 Datasheet
162Kb / 7P
   Low Skew Clock Buffer
CY7B9910 CYPRESS-CY7B9910_07 Datasheet
371Kb / 11P
   Low Skew Clock Buffer
logo
ON Semiconductor
NB3M8302C ONSEMI-NB3M8302C Datasheet
88Kb / 6P
   LVCMOS/LVTTL Low Skew Fanout Buffer
December, 2014 ??Rev. 3
NB3M8304C ONSEMI-NB3M8304C Datasheet
84Kb / 6P
   LVCMOS/LVTTL Low Skew Fanout Buffer
December, 2014 ??Rev. 3
NB3V110XC ONSEMI-NB3V110XC Datasheet
332Kb / 13P
   LVCMOS Low Skew Fanout Buffer Family
January, 2017 ??Rev. 3
logo
Integrated Circuit Syst...
ICS8343I ICST-ICS8343I Datasheet
104Kb / 9P
   LOW SKEW 1-TO-16 FANOUT BUFFER
ICS8343 ICST-ICS8343 Datasheet
185Kb / 7P
   Low Skew 1-to-16 Fanout Buffer
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com