Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

X40414S8-A Datasheet(PDF) 7 Page - Intersil Corporation

Part # X40414S8-A
Description  Dual Voltage Monitor with Intergrated CPU Supervisor
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTERSIL [Intersil Corporation]
Direct Link  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

X40414S8-A Datasheet(HTML) 7 Page - Intersil Corporation

Back Button X40414S8-A Datasheet HTML 3Page - Intersil Corporation X40414S8-A Datasheet HTML 4Page - Intersil Corporation X40414S8-A Datasheet HTML 5Page - Intersil Corporation X40414S8-A Datasheet HTML 6Page - Intersil Corporation X40414S8-A Datasheet HTML 7Page - Intersil Corporation X40414S8-A Datasheet HTML 8Page - Intersil Corporation X40414S8-A Datasheet HTML 9Page - Intersil Corporation X40414S8-A Datasheet HTML 10Page - Intersil Corporation X40414S8-A Datasheet HTML 11Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 24 page
background image
7
FN8116.0
March 28, 2005
BP: Block Protect Bit (Nonvolatile)
The Block Protect Bit, BP, determines which blocks of
the array are write protected. A write to a protected
block of memory is ignored. The block protect bits will
prevent write operations to half or none of the array.
PUP1, PUP0: Power-up Bits (Nonvolatile)
The Power-up bits, PUP1 and PUP0, determine the
tPURST time delay. The nominal power-up times are
shown in the following table.
WD1, WD0: Watchdog Timer Bits (Nonvolatile)
The bits WD1 and WD0 control the period of the
Watchdog Timer. The options are shown below.
Writing to the Control Registers
Changing any of the nonvolatile bits of the control and
trickle registers requires the following steps:
– Write a 02H to the Control Register to set the Write
Enable Latch (WEL). This is a volatile operation, so
there is no delay after the write. (Operation pre-
ceded by a start and ended with a stop).
– Write a 06H to the Control Register to set the
Register Write Enable Latch (RWEL) and the WEL
bit. This is also a volatile cycle. The zeros in the data
byte are required. (Operation proceeded by a start
and ended with a stop).
– Write a one byte value to the Control Register that
has all the control bits set to the desired state. The
Control register can be represented as qxys 001r in
binary, where xy are the WD bits, s isthe BP bit and
qr are the power-up bits. This operation proceeded
by a start and ended with a stop bit. Since this is a
nonvolatile write cycle it will take up to 10ms to
complete. The RWEL bit is reset by this cycle and
the sequence must be repeated to change the non-
volatile bits again. If bit 2 is set to ‘1’ in this third step
(qxys 011r) then the RWEL bit is set, but the WD1,
WD0, PUP1, PUP0, and BP bits remain unchanged.
Writing a second byte to the control register is not
allowed. Doing so aborts the write operation and
returns a NACK.
– A read operation occurring between any of the
previous operations will not interrupt the register
write operation.
– The RWEL bit cannot be reset without writing to the
nonvolatile control bits in the control register, power
cycling the device or attempting a write to a write
protected block.
To illustrate, a sequence of writes to the device con-
sisting of [02H, 06H, 02H] will reset all of the nonvola-
tile bits in the Control Register to 0. A sequence of
[02H, 06H, 06H] will leave the nonvolatile bits
unchanged and the RWEL bit remains set.
FAULT DETECTION REGISTER
The Fault Detection Register (FDR) provides the user
the status of what causes the system reset active. The
Manual Reset Fail, Watchdog Timer Fail and three
Low Voltage Fail bits are volatile.
The FDR is accessed with a special preamble in the
slave byte (1011) and is located at address 0FFh. It
can only be modified by performing a byte write
operation directly to the address of the register and
only one data byte is allowed for each register write
operation.
There is no need to set the WEL or RWEL in the
control register to access this fault detection register.
BP
Protected Addresses
(Size)
Array Lock
0
None
None
1
100h – 1FFh (256 bytes)
Upper Half of
Memory Array
PUP1
PUP0
Power-on Reset Delay (tPURST)
0
0
50ms
0
1
200ms (factory setting)
1
0
400ms
1
1
800ms
WD1
WD0
Watchdog Time Out Period
0
0
1.4 seconds
0
1
200 milliseconds
1
0
25 milliseconds
1
1
disabled (factory setting)
7
6543
2
1
0
LV1F
LV2F
0
WDF
0
0
0
0
X40410, X40411, X40414, X40415


Similar Part No. - X40414S8-A

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
X40414S8-A RENESAS-X40414S8-A Datasheet
914Kb / 24P
   4kbit EEPROM Dual Voltage Monitor with Integrated CPU Supervisor
March 28, 2005
More results

Similar Description - X40414S8-A

ManufacturerPart #DatasheetDescription
logo
Intersil Corporation
X40010 INTERSIL-X40010 Datasheet
372Kb / 24P
   Dual Voltage Monitor with Intergrated CPU Supervisor
X40030 INTERSIL-X40030 Datasheet
322Kb / 21P
   Triple Voltage Monitor with Intergrated CPU Supervisor
X40020 INTERSIL-X40020 Datasheet
346Kb / 24P
   Dual Voltage Monitor with Intergrated CPU Supervisor and System Battery Switch
logo
Renesas Technology Corp
X40010 RENESAS-X40010 Datasheet
933Kb / 24P
   Dual Voltage Monitor with Integrated CPU Supervisor
March 28, 2005
logo
Xicor Inc.
X40010 XICOR-X40010 Datasheet
124Kb / 25P
   Dual Voltage Monitor with Integrated CPU Supervisor
logo
Renesas Technology Corp
X40410 RENESAS-X40410 Datasheet
914Kb / 24P
   4kbit EEPROM Dual Voltage Monitor with Integrated CPU Supervisor
March 28, 2005
logo
Intersil Corporation
X40430 INTERSIL-X40430_06 Datasheet
405Kb / 26P
   Triple Voltage Monitor with Integrated CPU Supervisor
logo
Renesas Technology Corp
X40030 RENESAS-X40030 Datasheet
917Kb / 23P
   Triple Voltage Monitor with Integrated CPU Supervisor
logo
Intersil Corporation
X40430 INTERSIL-X40430 Datasheet
381Kb / 24P
   Triple Voltage Monitor with Integrated CPU Supervisor
X40030 INTERSIL-X40030_13 Datasheet
344Kb / 23P
   Triple Voltage Monitor with Integrated CPU Supervisor
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com