X9250UV24-2.7 datasheet(4/20 Pages) INTERSIL

Part #	X9250UV24-2.7

Description	Low Noise/Low Power/SPI Bus/256 Taps

Download	20 Pages

Scroll/Zoom	100%

Manufacturer	INTERSIL [Intersil Corporation]

Direct Link	http://www.intersil.com/cda/home

Logo

4 / 20 page

4

FN8165.1

March 25, 2005

Figure 1. Detailed Potentiometer Block Diagram

Write in Process

The contents of the Data Registers are saved to

nonvolatile memory when the CS pin goes from LOW

to HIGH after a complete write sequence is received

by the device. The progress of this internal write

operation can be monitored by a write in process bit

(WIP). The WIP bit is read with a read status

command.

INSTRUCTIONS

Identification (ID) Byte

The first byte sent to the X9250 from the host,

following a CS going HIGH to LOW, is called the

Identification byte. The most significant four bits of the

slave address are a device type identifier, for the

X9250 this is fixed as 0101[B] (refer to Figure 2).

The two least significant bits in the ID byte select one

of four devices on the bus. The physical device

address is defined by the state of the A0 - A1 input

pins. The X9250 compares the serial data stream with

the address input state; a successful compare of both

address bits is required for the X9250 to successfully

continue the command sequence. The A0 - A1 inputs

can be actively driven by CMOS input signals or tied to

VCC or VSS.

The remaining two bits in the slave byte must be set to 0.

Figure 2. Identification Byte Format

Instruction Byte

The next byte sent to the X9250 contains the

instruction and register pointer information. The four

most significant bits are the instruction. The next four

bits point to one of the four pots and, when applicable,

they point to one of four associated registers. The

format is shown below in Figure 3.

Figure 3. Instruction Byte Format

Serial Data Path

From Interface

Circuitry

Register 0

Register 1

Register 2

Register 3

Serial

Bus

Input

Parallel

Input

Counter

Register

Inc/Dec

Logic

UP/DN

CLK

Modified SCK

UP/DN

VH/RH

VL/RL

VW/RW

88

C

o

u

n

t

e

r

D

e

c

o

d

e

If WCR = 00[H] then VW/RW = VL/RL

If WCR = FF[H] then VW/RW = VH/RH

Wiper

(One of Four Arrays)

(WCR)

Bus

1

00

0

A1

A0

Device Type

Identifier

Device Address

1

I1

I2

I3

I0

R1

R0

P1

P0

Pot Select

Register

Select

Instructions

X9250

Similar Part No. - X9250UV24-2.7

Manufacturer	Part #	Datasheet	Description
Xicor Inc.	X9250UV24-2.7	181Kb / 21P	Quad Digitally Controlled Potentiometers (XDCP)
Intersil Corporation	X9250UV24-2.7	356Kb / 20P	Quad Digitally Controlled Potentiometers
Intersil Corporation	X9250UV24-2.7	360Kb / 20P	Quad Digitally Controlled Potentiometers (XDCP August 29, 2006
Renesas Technology Corp	X9250UV24-2.7	822Kb / 20P	Low Noise/Low Power/SPI Bus/256 Taps Quad Digitally Controlled Potentiometers (XDCP??

More results

Similar Description - X9250UV24-2.7

Manufacturer	Part #	Datasheet	Description
Intersil Corporation	ISL22424TFV14Z	760Kb / 20P	Low Noise, Low Power, SPI® Bus, 256 Taps September 9, 2015
	ISL22414TFU10Z	697Kb / 17P	Low Noise, Low Power, SPI® Bus, 256 Taps September 9, 2015
	ISL22343TFV20Z	738Kb / 19P	Low Noise, Low Power, I2C Bus, 256 Taps August 17, 2015
	ISL90840	1Mb / 12P	Low Noise, Low Power I2C Bus, 256 Taps
	ISL90810	1Mb / 11P	Low Noise/Low Power/I2C Bus/256 Taps
	ISL95810	1Mb / 13P	Low Noise, Low Power I2C Bus, 256 Taps
	ISL90842	1Mb / 12P	Low Noise, Low Power, I2C Bus, 256 Taps
	ISL90841	1Mb / 12P	Low Noise, Low Power I2C Bus, 256 Taps
	ISL22313TFU10Z	620Kb / 15P	Low Noise, Low Power, I2C짰 Bus, 256 Taps July 17, 2007
	ISL22426	627Kb / 15P	Low Noise, Low Power, SPI Bus, 128 Taps

More results

X9250UV24-2.7 Datasheet(PDF) 4 Page - Intersil Corporation

X9250UV24-2.7 Datasheet(HTML) 4 Page - Intersil Corporation

Similar Part No. - X9250UV24-2.7

Similar Description - X9250UV24-2.7

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20

Datasheet Download

Link URL