Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

X4003M8-1.8 Datasheet(PDF) 9 Page - Intersil Corporation

Part # X4003M8-1.8
Description  CPU Supervisor
Download  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTERSIL [Intersil Corporation]
Direct Link  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

X4003M8-1.8 Datasheet(HTML) 9 Page - Intersil Corporation

Back Button X4003M8-1.8 Datasheet HTML 5Page - Intersil Corporation X4003M8-1.8 Datasheet HTML 6Page - Intersil Corporation X4003M8-1.8 Datasheet HTML 7Page - Intersil Corporation X4003M8-1.8 Datasheet HTML 8Page - Intersil Corporation X4003M8-1.8 Datasheet HTML 9Page - Intersil Corporation X4003M8-1.8 Datasheet HTML 10Page - Intersil Corporation X4003M8-1.8 Datasheet HTML 11Page - Intersil Corporation X4003M8-1.8 Datasheet HTML 12Page - Intersil Corporation X4003M8-1.8 Datasheet HTML 13Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 17 page
background image
9
FN8113.0
March 15, 2005
Serial Read Operations
The read operation allows the master to access the control
register. To conform to the I2C standard, prior to issu-
ing the slave address byte with the R/W bit set to one,
the master must first perform a “dummy” write opera-
tion. The master issues the start condition and the
slave address byte, receives an acknowledge, then
issues the byte address. After acknowledging receipt
of the byte address, the master immediately issues
another start condition and the slave address byte with
the R/W bit set to one. This is followed by an acknowl-
edge from the device and then by the eight bit control
register. The master terminates the read operation by
not responding with an acknowledge and then issuing
a stop condition. Refer to Figure 9 for the address,
acknowledge, and data transfer sequences.
Operational Notes
The device powers-up in the following state:
– The device is in the low power standby state.
– The WEL bit is set to ‘0’. In this state it is not possi-
ble to write to the device.
– SDA pin is the input mode.
RESET/RESET signal is active for tPURST.
Figure 9. Control Register Read Sequence
Data Protection
The following circuitry has been included to prevent
inadvertent writes:
– The WEL bit must be set to allow a write operation.
– The proper clock count and bit sequence is required
prior to the stop bit in order to start a nonvolatile
write cycle.
– A three step sequence is required before writing into
the control register to change watchdog timer or
block lock settings.
– The WP pin, when held HIGH, prevents all writes to
the control register.
– Communication to the device is inhibited below the
VTRIP voltage.
– Command to change the control register are termi-
nated if in-progress when RESET/RESET go active.
Symbol Table
Slave
Address
Byte
Address
A
C
K
A
C
K
S
t
a
r
t
S
t
o
p
Slave
Address
Data
A
C
K
S
t
a
r
t
SDA Bus
Signals from
the Slave
Signals from
the Master
0
1
0
0
1
1
0
11
1
1
1
1
1
1
11
1
0
0
1
1
0
1
WAVEFORM
INPUTS
OUTPUTS
Must be
steady
Will be
steady
May change
from LOW
to HIGH
Will change
from LOW
to HIGH
May change
from HIGH
to LOW
Will change
from HIGH
to LOW
Don’t Care:
Changes
Allowed
Changing:
State Not
Known
N/A
Center Line
is High
Impedance
X4003, X4005


Similar Part No. - X4003M8-1.8

ManufacturerPart #DatasheetDescription
logo
Xicor Inc.
X4003M8-1.8 XICOR-X4003M8-1.8 Datasheet
378Kb / 18P
   CPU Supervisor
More results

Similar Description - X4003M8-1.8

ManufacturerPart #DatasheetDescription
logo
Intersil Corporation
X4003-05 INTERSIL-X4003-05 Datasheet
332Kb / 16P
   CPU Supervisor
June 30, 2008
X5001 INTERSIL-X5001_06 Datasheet
305Kb / 20P
   CPU Supervisor
X5001 INTERSIL-X5001 Datasheet
275Kb / 18P
   CPU Supervisor
logo
Xicor Inc.
X5001 XICOR-X5001 Datasheet
100Kb / 19P
   CPU Supervisor
X4003 XICOR-X4003 Datasheet
378Kb / 18P
   CPU Supervisor
logo
Intersil Corporation
X4005S8IZ-27 INTERSIL-X4005S8IZ-27 Datasheet
332Kb / 16P
   CPU Supervisor
June 30, 2008
logo
Renesas Technology Corp
X4003 RENESAS-X4003 Datasheet
692Kb / 16P
   CPU Supervisor
logo
Intersil Corporation
X4003 INTERSIL-X4003_06 Datasheet
276Kb / 18P
   CPU Supervisor
logo
Renesas Technology Corp
X5001 RENESAS-X5001 Datasheet
789Kb / 20P
   CPU Supervisor
logo
Texas Instruments
BQ4847 TI-BQ4847_07 Datasheet
247Kb / 6P
[Old version datasheet]   RTC Module With CPU Supervisor
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com