EBD10RD4ADFA-6B datasheet(1/19 Pages) ELPIDA

Part #	EBD10RD4ADFA-6B

Description	1GB Registered DDR SDRAM DIMM (128M words x72 bits, 1 Rank)

Download	19 Pages

Scroll/Zoom	100%

Manufacturer	ELPIDA [Elpida Memory]

Direct Link	http://www.elpida.com/en

Logo

1 / 19 page

Document No. E0430E20 (Ver. 2.0)

Date Published January 2004 (K) Japan

URL: http://www.elpida.com

Elpida Memory,Inc. 2003-2004

DATA SHEET

1GB Registered DDR SDRAM DIMM

EBD10RD4ADFA (128M words

×××× 72 bits, 1 Rank)

Description

The EBD10RD4ADFA is 128M words

× 72 bits, 1 rank

Double Data Rate (DDR) SDRAM registered module,

mounting 18 pieces of 512M bits DDR SDRAM sealed

in TSOP package.

Read and write operations are

performed at the cross points of the CK and the /CK.

This high-speed data transfer is realized by the 2-bit

prefetch-pipelined architecture.

Data strobe (DQS)

both for read and write are available for high speed and

reliable data bus design. By setting extended mode

register, the on-chip Delay Locked Loop (DLL) can be

set enable or disable.

This module provides high

density mounting without utilizing surface mount

technology.

Decoupling capacitors are mounted

beside each TSOP on the module board.

Features

• 184-pin socket type dual in line memory module

(DIMM)

 PCB height: 30.48mm

 Lead pitch: 1.27mm

• 2.5V power supply

• Data rate: 333Mbps/266Mbps (max.)

• 2.5 V (SSTL_2 compatible) I/O

• Double Data Rate architecture; two data transfers per

clock cycle

• Bi-directional, data strobe (DQS) is transmitted

/received with data, to be used in capturing data at

the receiver

• Data inputs and outputs are synchronized with DQS

• 4 internal banks for concurrent operation

(Component)

• DQS is edge aligned with data for READs; center

aligned with data for WRITEs

• Differential clock inputs (CK and /CK)

• DLL aligns DQ and DQS transitions with CK

transitions

• Commands entered on each positive CK edge; data

referenced to both edges of DQS

• Auto precharge option for each burst access

• Programmable burst length: 2, 4, 8

• Programmable /CAS latency (CL): 2, 2.5

• Refresh cycles: (8192 refresh cycles /64ms)

 7.8µs maximum average periodic refresh interval

• 2 variations of refresh

 Auto refresh

 Self refresh

• 1 piece of PLL clock driver, 2 pieces of register driver

and 1 piece of serial EEPROM (2k bits) for Presence

Detect (SPD) on PCB.

Similar Part No. - EBD10RD4ADFA-6B

Manufacturer	Part #	Datasheet	Description
Elpida Memory	EBD10RD4ADFA-6B-E	207Kb / 19P	1GB Registered DDR SDRAM DIMM (128M words x72 bits, 1 Rank)

More results

Similar Description - EBD10RD4ADFA-6B

Manufacturer	Part #	Datasheet	Description
Elpida Memory	EBD10RD4ADFA-E	207Kb / 19P	1GB Registered DDR SDRAM DIMM (128M words x72 bits, 1 Rank)
	EBE10RD4AGFA	196Kb / 23P	1GB Registered DDR2 SDRAM DIMM (128M words x 72 bits, 1 Rank)
	EBD11ED8ADFB	188Kb / 19P	1GB Unbuffered DDR SDRAM DIMM (128M words x72 bits, 2 Ranks)
	EBE10RD4AEFA	190Kb / 22P	1GB Registered DDR2 SDRAM DIMM (128M words x 72 bits, 1 Rank)
	EBE10RD4ABFA	172Kb / 22P	1GB Registered DDR2 SDRAM DIMM (128M words x 72 bits, 1 Rank)
	EBD11ED8ADFB-5	183Kb / 19P	1GB Unbuffered DDR SDRAM DIMM (128M words x72 bits, 2 Ranks)
	EBD25EC8AKFA-5	180Kb / 19P	256MB Unbuffered DDR SDRAM DIMM (32M words X72 bits, 1 Rank)
	EBD21RD4ADNA	176Kb / 19P	2GB Registered DDR SDRAM DIMM (256M words X72 bits, 2 Ranks)
	EBD51RC4AKFA	198Kb / 19P	512MB Registered DDR SDRAM DIMM (64M words X 72 bits, 1 Rank)
	EBD51RC4AKFA-E	209Kb / 19P	512MB Registered DDR SDRAM DIMM (64M words x 72 bits, 1 Rank)

More results

EBD10RD4ADFA-6B Datasheet(PDF) 1 Page - Elpida Memory

EBD10RD4ADFA-6B Datasheet(HTML) 1 Page - Elpida Memory

Similar Part No. - EBD10RD4ADFA-6B

Similar Description - EBD10RD4ADFA-6B

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19

Datasheet Download

Link URL