Electronic Components Datasheet Search |
|
IDT72V3633L15PF Datasheet(PDF) 5 Page - Integrated Device Technology |
|
IDT72V3633L15PF Datasheet(HTML) 5 Page - Integrated Device Technology |
5 / 28 page 5 COMMERCIAL TEMPERATURERANGE IDT72V3623/72V3633/72V3643 CMOS 3.3V SyncBiFIFOTM WITH BUS-MATCHING 256 x 36, 512 x 36, 1,024 x 36 Symbol Name I/O Description PIN DESCRIPTIONS (CONTINUED) MBA Port A Mailbox I A HIGH level on MBA chooses a mailbox register for a Port A read or write operation. Select MBB Port B Mailbox I A HIGH level on MBB chooses a mailbox register for a Port B read or write operation. When the Select B0-B35 outputs are active, a HIGH level on MBB selects data from the mail1 register for output and a LOW level selects FIFO data for output. MBF1 Mail1 Register Flag O MBF1 is set LOW by a LOW-to-HIGH transition of CLKA that writes data to the mail1 register. Writes to the mail1 register are inhibited while MBF1 is LOW. MBF1 is set HIGH by a LOW-to- HIGH transition of CLKB when a Port B read is selected and MBB is HIGH. MBF1 is set HIGH following either a Reset ( RS1) or Partial Reset (PRS). MBF2 Mail2 Register Flag O MBF2 is set LOW by a LOW-to-HIGH transition of CLKB that writes data to the mail2 register. Writes to the mail2 register are inhibited while MBF2 is LOW. MBF2 is set HIGH by a LOW-to- HIGH transition of CLKA when a Port A read is selected and MBA is HIGH. MBF2 is set HIGH following either a Reset ( RS2) or Partial Reset (PRS). RS1, RS2 Resets I A LOW on both pins initializes the FIFO read and write pointers to the first location of memory and sets the Port B output register to all zeroes. A LOW-to-HIGH transitionon RS1selectstheprogramming method (serial or parallel) and one of three programmable flag default offsets. It also configures Port B for bus size and endian arrangement. Four LOW-to-HIGH transitions of CLKA and four LOW-to- HIGH transitions of CLKB must occur while RS1 is LOW. PRS PartialReset I A LOW on this pin initializes the FIFO read and write pointers to the first location of memory and sets the Port B output register to all zeroes. During Partial Reset, the currently selected bus size, endian arrangement,programmingmethod(serialorparallel),andprogrammableflagsettingsareallretained. SIZE Bus Size Select I A HIGH on this pin when BM is HIGH selects byte bus (9-bit) size on Port B. A LOW on this pin (Port B) when BM is HIGH selects word (18-bit) bus size. SIZE works with BM and BE to select the bus size and endian arrangement for Port B. The level of SIZE must be static throughout device operation. SPM Serial Programming I A LOW on this pin selects serial programming of partial flag offsets. A HIGH on this pin selects parallel Mode programming or default offsets (8, 16, or 64). W/ RA Port A Write/ I A HIGH selects a write operation and a LOW selects a read operation on Port A for a LOW-to-HIGH Read Select transition of CLKA. The A0-A35 outputs are in the HIGH impedance state when W/ RAisHIGH. W/RB Port B Write/ I A LOW selects a write operation and a HIGH selects a read operation on Port B for a LOW-to-HIGH Read Select transition of CLKB. The B0-B35 outputs are in the HIGH impedance state when W/RB is LOW. |
Similar Part No. - IDT72V3633L15PF |
|
Similar Description - IDT72V3633L15PF |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |