Electronic Components Datasheet Search |
|
A67L06181E-8.5 Datasheet(PDF) 8 Page - AMIC Technology |
|
A67L06181E-8.5 Datasheet(HTML) 8 Page - AMIC Technology |
8 / 18 page A67L06181/A67L93361 PRELIMINARY (August, 2005, Version 0.0) 8 AMIC Technology, Corp. Truth Table (Notes 5 - 7) Operation Address Used CE CE2 CE2 ZZ ADV/ LD R/ W BWx OE CEN CLK I/O Notes Deselected Cycle, Power-down None H X X L L X X X L L →H High-Z Deselected Cycle, Power-down None X H X L L X X X L L →H High-Z Deselected Cycle, Power-down None X X L L L X X X L L →H High-Z Continue Deselect Cycle None X X X L H X X X L L →H High-Z 1 READ Cycle (Begin Burst) External L L H L L H X L L L →H Q READ Cycle (Continue Burst) Next X X X L H X X L L L →H Q 1,7 NOP/Dummy READ (Begin Burst) External L L H L L H X H L L →H High-Z 2 Dummy READ (Continue Burst) Next X X X L H X X H L L →H High-Z 1,2,7 WRITE Cycle (Begin Burst) External L L H L L L L X L L →H D 3 WRITE Cycle (Continue Burst) Next X X X L H X L X L L →H D 1,3,7 NOP/WRITE Abort (Begin Burst) None L L H L L L H X L L →H High-Z 2,3 WRITE Abort (Continue Burst) Next X X X L H X H X L L →H High-Z 1,2,3,7 IGNORE Clock Edge (Stall) Current X X X L X X X X H L →H - 4 SLEEP Mode None X X X H X X X X X X High-Z Notes: 1. Continue Burst cycles, whether READ or WRITE, use the same control inputs. The type of cycle performed (READ or WRITE) is chosen in the initial Begin Burst cycle. A Continue Deselect cycle can only be entered if a Deselect cycle is executed first. 2. Dummy READ and WRITE Abort cycles can be considered NOPs because the device performs no operation. A WRITE Abort means a WRITE command is given, but no operation is performed. 3. OE may be wired LOW to minimize the number of control signals to the SRAM. The device will automatically turn off the output drivers during a WRITE cycle. Some users may use OE when the bus turn-on and turn-off times do not meet their requirements. 4. If an Ignore Clock Edge command occurs during a READ operation, the I/O bus will remain active (Low-Z). If it occurs during a WRITE cycle, the bus will remain in High-Z. No WRITE operations will be performed during the Ignored Clock Edge cycle. 5. X means “Don’t Care.” H means logic HIGH. L means logic LOW. BWx = H means all byte write signals (BW1,BW2 ,BW3 and BW4 ) are HIGH. BWx = L means one or more byte write signals are LOW. 6. BW1enables WRITEs to Byte “a” (I/Oa pins); BW2 enables WRITEs to Byte “b” (I/Ob pins); BW3 enables WRITEs to Byte “c” (I/Oc pins); BW4 enables WRITEs to Byte “d” (I/Od pins). 7. The address counter is incremented for all Continue Burst cycles. |
Similar Part No. - A67L06181E-8.5 |
|
Similar Description - A67L06181E-8.5 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |