A63L83361E-7.5 datasheet(2/16 Pages) AMICC

Part #	A63L83361E-7.5

Description	256K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Flow-through Data Output

Download	16 Pages

Scroll/Zoom	100%

Manufacturer	AMICC [AMIC Technology]

Direct Link	http://www.amictechnology.com

Logo

2 / 16 page

A63L83361

256K X 36 Bit Synchronous High Speed SRAM with

Preliminary

Burst Counter and Flow-through Data Output

PRELIMINARY

(July, 2005, Version 0.0)

1

AMIC Technology, Corp.

Features

Fast access times: 6.5/7.5/8.0 ns(153/133/117 MHz)

Single 3.3V±5% power supply

Synchronous burst function

Individual Byte Write control and Global Write

Three separate chip enables allow wide range of

options for CE control, address pipelining

Selectable BURST mode

SLEEP mode (ZZ pin) provided

Available in 100-pin LQFP package

Industrial operating temperature range: -45

°C to

+125

°C for -I series

General Description

The A63L83361 is a high-speed SRAM containing 9M bits

of bit synchronous memory, organized as 256K words by

36 bits.

The

A63L83361

combines

advanced

synchronous

peripheral circuitry, 2-bit burst control, input registers,

output buffer and a 256K X 36 SRAM core to provide a

wide range of data RAM applications.

The positive edge triggered single clock input (CLK)

controls all synchronous inputs passing through the

registers. Synchronous inputs include all addresses (A0 -

A17), all data inputs (I/O1 - I/O36 ), active LOW chip

enable (

CE ), two additional chip enables (CE2, CE2 ),

burst control inputs ( ADSC , ADSP , ADV ), byte write

enables ( BWE , BW1 , BW2 , BW3 , BW4 ) and Global

Write ( GW ). Asynchronous inputs include output enable

( OE ), clock (CLK), BURST mode (MODE) and SLEEP

mode (ZZ).

Burst operations can be initiated with either the address

status processor ( ADSP ) or address status controller

( ADSC ) input pin. Subsequent burst sequence burst

addresses can be internally generated by the A63L83361

and controlled by the burst advance ( ADV ) pin. Write

cycles are internally self-timed and synchronous with the

rising edge of the clock (CLK).

This feature simplifies the write interface. Individual Byte

enables allow individual bytes to be written. BW1 controls

I/O1 - I/O9, BW2 controls I/O10 - I/O18, BW3 controls

I/O19 - I/O27, and BW4 controls I/O28 - I/O36, all on the

condition that BWE is LOW. GW LOW causes all bytes

to be written.

Similar Part No. - A63L83361E-7.5

Manufacturer	Part #	Datasheet	Description
AMIC Technology	A63L83361	207Kb / 16P	256K X 36 Bit Synchronous High Speed SRAM

More results

Similar Description - A63L83361E-7.5

Manufacturer	Part #	Datasheet	Description
AMIC Technology	A63P83361	262Kb / 16P	256K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Flow-through Data Output
	A63P06361	279Kb / 16P	1M X 36 Bit Synchronous High Speed SRAM with Burst Counter and Flow-through Data Output
	A63L73361	262Kb / 16P	128K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Flow-through Data Output
	A63P73361	262Kb / 16P	128K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Flow-through Data Output
	A63L06361	263Kb / 16P	1M X 36 Bit Synchronous High Speed SRAM with Burst Counter and Flow-through Data Output
	A63L8336	257Kb / 17P	256K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output
	A63P8336	257Kb / 17P	256K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output
	A63L73321	186Kb / 17P	128K X 32 Bit Synchronous High Speed SRAM with Burst Counter and Flow-through Data Output
Austin Semiconductor	AS5SS256K36	332Kb / 16P	256K x 36 SSRAM Flow-Through, Synchronous Burst SRAM
Austin Semiconductor	AS5SS256K36	397Kb / 16P	256K x 36 SSRAM Flow-Through, Synchronous Burst SRAM

More results

A63L83361E-7.5 Datasheet(PDF) 2 Page - AMIC Technology

A63L83361E-7.5 Datasheet(HTML) 2 Page - AMIC Technology

Similar Part No. - A63L83361E-7.5

Similar Description - A63L83361E-7.5

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

Datasheet Download

Link URL