Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

A49FL004TX-33F Datasheet(PDF) 6 Page - AMIC Technology

Part # A49FL004TX-33F
Description  4 Mbit CMOS 3.3Volt-only Firmware Hub/LPC Flash Memory
Download  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMICC [AMIC Technology]
Direct Link  http://www.amictechnology.com
Logo AMICC - AMIC Technology

A49FL004TX-33F Datasheet(HTML) 6 Page - AMIC Technology

Back Button A49FL004TX-33F Datasheet HTML 2Page - AMIC Technology A49FL004TX-33F Datasheet HTML 3Page - AMIC Technology A49FL004TX-33F Datasheet HTML 4Page - AMIC Technology A49FL004TX-33F Datasheet HTML 5Page - AMIC Technology A49FL004TX-33F Datasheet HTML 6Page - AMIC Technology A49FL004TX-33F Datasheet HTML 7Page - AMIC Technology A49FL004TX-33F Datasheet HTML 8Page - AMIC Technology A49FL004TX-33F Datasheet HTML 9Page - AMIC Technology A49FL004TX-33F Datasheet HTML 10Page - AMIC Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 36 page
background image
A49FL004
PRELIMINARY
(September, 2005, Version 0.0)
5
AMIC Technology, Corp.
Table 1: Pin Description
Notes: IN=Input, I/O=Input/Output.
Interface
Descriptions
Symbol
Type
A/A
FWH
LPC
A[10:0]
IN
X
Addresses Inputs: For inputting the multiplex address in A/A Mux mode. Row
and column address are latched during a read or write cycle controlled by
C
R/
pin.
I/O[7:0]
I/O
X
Data Inputs/Outputs: Used for A/A Mux mode only, to input command/data
during write operation and to output data during Read operation. The data pins
float to tri-state when OE is high.
OE
IN
X
Output Enable: Control the device’s output buffers during a read cycle.
OE is a active low.
WE
IN
X
Write Enable: Active the device for write operation. WE is active low.
IC
IN
X
X
X
Interface Configuration Select: This pin determines which mode is selected.
When pulls high, the device enters into A/A Mux mode. When pulls low,
FWH/LPC mode is selected. This pin must be setup during power-up or system
reset, and stays no change during operation. This pin is internally pulled down
with a resistor between 20-100 K
Ω.
INIT
IN
X
X
Initialize: This is the second reset pin for in-system use. INIT and RST pin are
internally combined and initialize a device reset when driven low.
ID[3:0]
IN
X
These four pins are part of the mechanism that allows multiple FWH devices to
be attached to the same bus. The strapping of these pins is used to identify the
component. The boot device must have ID[3:0]=0000b and it is recommended
that all subsequent devices should use sequential up-count strapping. These
pins are internally pulled-down with a resistor between 20-100 K
Ω.
GPI[4:0]
IN
X
X
FWH/LPC General Purpose Inputs: Used to set the GPI_REG for system design
purpose only. The value of GPI_REG can be read through FWH interface. The
state of these pins can be read immediately at boot, through FWH/LPC internal
registers. These pins should be set at desired state before the start of the PCI
clock cycle for read operation and should remain on change until the end of the
Read cycle. Unused GPI pins must not be floated.
TBL
IN
X
X
Top Block Lock: When pulls low, it enables the hardware write protection the
state for top boot block. When pulls high, it disables the hardware write
protection.
FWH[3:0]
I/O
X
FWH Address and Data: The major I/O pins for transmitting data, address and
command code in FWH mode.
CLK
IN
X
X
FWH/LPC Clock: To provide a synchronous clock for FWH and LPC mode
operations.
FWH4
IN
X
FWH Input: To indicate the start of a FWH memory cycle operation. Also used to
abort a FWH memory cycle in progress.
RST
IN
X
X
X
Reset: To reset the operation of the device and return to standby mode.
WP
IN
X
X
Write Protect: When pulls low, it enables the hardware write protection to the
memory array except the top boot block. When pulls high, it disables hardware
write protection except the top boot block.
C
R/
IN
Row/Column Select: To indicate to the row or column address in A/A Mux mode.
When this pin goes low, the row address is latched. When this pin goes high, the
column address is latched.
LAD[3:0]
I/O
X
LPC Address and Data: The major i/o pins for transmitting data, addresses and
command code in LPC mode.
LFRAME
IN
X
LPC Frame: To indicate the start of a LPC memory cycle operation. Also used to
abort a LPC memory cycle in progress.
RES
X
X
Reserved. Reserved function pins for future use.
VDD
X
X
X
Device power supply.
VSS
X
X
X
Ground.
NC
X
X
X
No Connection.


Similar Part No. - A49FL004TX-33F

ManufacturerPart #DatasheetDescription
logo
Allegro MicroSystems
A4900 ALLEGRO-A4900 Datasheet
746Kb / 17P
   High Voltage Three Phase Gate Driver
A4900KLQTR-T ALLEGRO-A4900KLQTR-T Datasheet
746Kb / 17P
   High Voltage Three Phase Gate Driver
A4910 ALLEGRO-A4910 Datasheet
556Kb / 36P
   Automotive 3-Phase MOSFET Driver
A4910 ALLEGRO-A4910_16 Datasheet
780Kb / 36P
   Automotive 3-Phase MOSFET Driver
A4915 ALLEGRO-A4915 Datasheet
1Mb / 17P
   3-Phase MOSFET Driver
More results

Similar Description - A49FL004TX-33F

ManufacturerPart #DatasheetDescription
logo
AMIC Technology
A49LF004 AMICC-A49LF004 Datasheet
595Kb / 10P
   4 Mbit CMOS 3.3Volt-only Firmware Hub Flash Memory
logo
Integrated Silicon Solu...
IS49FL004T ISSI-IS49FL004T Datasheet
1Mb / 45P
   4 Mbit 3.3 Volt-only Firmware Hub/LPC Flash Memory
logo
PMC-Sierra, Inc
PM49FL002 PMC-PM49FL002 Datasheet
208Kb / 46P
   2 Mbit / 4 Mbit 3.3 Volt-only Firmware Hub/LPC Flash Memory
logo
Silicon Storage Technol...
SST49LF004B SST-SST49LF004B Datasheet
460Kb / 39P
   4 Mbit LPC Firmware Flash
logo
AMIC Technology
A49LF040A AMICC-A49LF040A Datasheet
607Kb / 32P
   4 Mbit CMOS 3.3Volt-only Low Pin Count Flash Memory
A49LF040 AMICC-A49LF040 Datasheet
570Kb / 31P
   4 Mbit CMOS 3.3Volt-only Low Pin Count Flash Memory
logo
Silicon Storage Technol...
SST49LF004B SST-SST49LF004B_10 Datasheet
1Mb / 36P
   4 Mbit Firmware Hub
SST49LF004B SST-SST49LF004B_06 Datasheet
491Kb / 36P
   4 Mbit Firmware Hub
logo
STMicroelectronics
M50FW040 STMICROELECTRONICS-M50FW040 Datasheet
249Kb / 41P
   4 Mbit 512Kb x8, Uniform Block 3V Supply Firmware Hub Flash Memory
logo
PMC-Sierra, Inc
PM39F040 PMC-PM39F040 Datasheet
200Kb / 23P
   1 Mbit / 2 Mbit / 4 Mbit 5 Volt-only CMOS Flash Memory
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com