 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
A43L0632G-6UF Datasheet(PDF) 9 Page - AMIC Technology |
|
||||||||||||||||||||||||||||||
A43L0632G-6UF Datasheet(HTML) 9 Page - AMIC Technology |
|
|
9 / 44 page  A43L0632 PRELIMINARY (August, 2005, Version 0.0) 8 AMIC Technology, Corp. Simplified Truth Table Command CKEn-1 CKEn CS RAS CAS WE DQM BA A10/ AP A9~A0 Notes Register Mode Register Set H X L L L L X OP CODE 1,2 Auto Refresh H 3 Entry H L L L L H X X 3 L H H H 3 Refresh Self Refresh Exit L H H X X X X X 3 Bank Active & Row Addr. H X L L H H X V Row Addr. 4 Auto Precharge Disable L 4 Read & Column Addr. Auto Precharge Enable H X L H L H X V H Column Addr. 4,5 Auto Precharge Disable L 4 Write & Column Addr. Auto Precharge Enable H X L H L L X V H Column Addr. 4,5 Burst Stop H X L H H L X X 6 Bank Selection V L Precharge Both Banks H X L L H L X X H X L H H H Entry H L H X X X X Clock Suspend or Active Power Down Exit L H X X X X X X L H H H Entry H L H X X X X L V V V Precharge Power Down Mode Exit L H H X X X X X DQM H X V X 7 L H H H No Operation Command H X H X X X X X (V = Valid, X = Don’t Care, H = Logic High, L = Logic Low) Note : 1. OP Code : Operand Code A0~A10/AP,BA : Program keys. (@MRS) 2. MRS can be issued only at both banks precharge state. A new command can be issued after 2 clock cycle of MRS. 3. Auto refresh functions as same as CBR refresh of DRAM. The automatical precharge without Row precharge command is meant by “Auto”. Auto/Self refresh can be issued only at both precharge state. 4. BA : Bank select address. If “Low” at read, write, Row active and precharge, bank A is selected. If “High” at read, write, Row active and precharge, bank B is selected. If A10/AP is “High” at Row precharge, BA is ignored and both banks are selected. 5. During burst read or write with auto precharge, new read write command cannot be issued. Another bank read write command can be issued at every burst length. 6. Burst stop command is valid at every burst length. 7. DQM sampled at positive going edge of a CLK masks the data-in at the very CLK (Write DQM latency is 0), but makes the data-out Hi-Z state after 2 CLK cycles. (Read DQM latency is 2) |
Similar Part No. - A43L0632G-6UF |
|
Similar Description - A43L0632G-6UF |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
