Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

A29L320TV-90 Datasheet(PDF) 7 Page - AMIC Technology

Part # A29L320TV-90
Description  4M X 8 Bit / 2M X 16 Bit CMOS 3.3 Volt-only, Boot Sector Flash Memory
Download  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMICC [AMIC Technology]
Direct Link  http://www.amictechnology.com
Logo AMICC - AMIC Technology

A29L320TV-90 Datasheet(HTML) 7 Page - AMIC Technology

Back Button A29L320TV-90 Datasheet HTML 3Page - AMIC Technology A29L320TV-90 Datasheet HTML 4Page - AMIC Technology A29L320TV-90 Datasheet HTML 5Page - AMIC Technology A29L320TV-90 Datasheet HTML 6Page - AMIC Technology A29L320TV-90 Datasheet HTML 7Page - AMIC Technology A29L320TV-90 Datasheet HTML 8Page - AMIC Technology A29L320TV-90 Datasheet HTML 9Page - AMIC Technology A29L320TV-90 Datasheet HTML 10Page - AMIC Technology A29L320TV-90 Datasheet HTML 11Page - AMIC Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 44 page
background image
A29L320 Series
PRELIMINARY
(September, 2005, Version 0.0)
6
AMIC Technology, Corp.
Word/Byte Configuration
The
BYTE pin determines whether the I/O pins I/O15-I/O0
operate in the byte or word configuration. If the
BYTE pin is
set at logic ”1”, the device is in word configuration, I/O15-I/O0
are active and controlled by
CE and OE .
If the
BYTE pin is set at logic “0”, the device is in byte
configuration, and only I/O0-I/O7 are active and controlled by
CE and OE . I/O8-I/O14 are tri-stated, and I/O15 pin is used
as an input for the LSB(A-1) address function.
Requirements for Reading Array Data
To read array data from the outputs, the system must drive
the
CE and OE pins to VIL. CE is the power control and
selects the device.
OE is the output control and gates array
data to the output pins.
WE should remain at VIH all the time
during read operation. The
BYTE pin determines whether
the device outputs array data in words and bytes. The
internal state machine is set for reading array data upon
device power-up, or after a hardware reset. This ensures that
no spurious alteration of the memory content occurs during
the power transition. No command is necessary in this mode
to obtain array data. Standard microprocessor read cycles
that assert valid addresses on the device address inputs
produce valid data on the device data outputs. The device
remains enabled for read access until the command register
contents are altered.
See "Reading Array Data" for more information. Refer to the
AC Read Operations table for timing specifications and to the
Read Operations Timings diagram for the timing waveforms,
lCC1 in the DC Characteristics table represents the active
current specification for reading array data.
Writing Commands/Command Sequences
To write a command or command sequence (which includes
programming data to the device and erasing sectors of
memory), the system must drive
WE and CE to VIL, and
OE to VIH. For program operations, the BYTE pin
determines whether the device accepts program data in
bytes or words, Refer to “Word/Byte Configuration” for more
information. The device features an Unlock Bypass mode to
facilitate faster programming. Once the device enters the
Unlock Bypass mode, only two write cycles are required to
program a word or byte, instead of four. The “
Word / Byte Program Command Sequence” section has
details on programming data to the device using both
standard and Unlock Bypass command sequence. An erase
operation can erase one sector, multiple sectors, or the
entire device. The Sector Address Tables indicate the
address range that each sector occupies. A "sector address"
consists of the address inputs required to uniquely select a
sector. See the "Command Definitions" section for details on
erasing a sector or the entire chip, or suspending/resuming
the erase operation.
After the system writes the autoselect command sequence,
the device enters the autoselect mode. The system can then
read autoselect codes from the internal register (which is
separate from the memory array) on I/O7 - I/O0. Standard
read cycle timings apply in this mode. Refer to the
"Autoselect Mode" and "Autoselect Command Sequence"
sections for more information.
ICC2 in the DC Characteristics table represents the active
current
specification
for
the
write
mode.
The
"AC
Characteristics" section contains timing specification tables
and timing diagrams for write operations.
Program and Erase Operation Status
During an erase or program operation, the system may
check the status of the operation by reading the status bits
on I/O7 - I/O0. Standard read cycle timings and ICC read
specifications apply. Refer to "Write Operation Status" for
more information, and to each AC Characteristics section for
timing diagrams.
Standby Mode
When the system is not reading or writing to the device, it
can place the device in the standby mode. In this mode,
current consumption is greatly reduced, and the outputs are
placed in the high impedance state, independent of the
OE
input.
The device enters the CMOS standby mode when the
CE &
RESET pins are both held at VCC ± 0.3V. (Note that this is a
more restricted voltage range than VIH.) If
CE and RESET
are held at VIH, but not within VCC
± 0.3V, the device will be
in the standby mode, but the standby current will be greater.
The device requires the standard access time (tCE) before it
is ready to read data.
If the device is deselected during erasure or programming,
the device draws active current until the operation is
completed.
ICC3 and ICC4 in the DC Characteristics tables represent the
standby current specification.
Automatic Sleep Mode
The automatic sleep mode minimizes Flash device energy
consumption. The device automatically enables this mode
when addresses remain stable for tACC +30ns. The automatic
sleep mode is independent of the
CE , WE and OE control
signals. Standard address access timings provide new data
when addresses are changed. While in sleep mode, output
data is latched and always available to the system. ICC4 in the
DC Characteristics table represents the automatic sleep
mode current specification.
Output Disable Mode
When the
OE input is at VIH, output from the device is
disabled. The output pins are placed in the high impedance
state.
RESET : Hardware Reset Pin
The RESET pin provides a hardware method of resetting
the device to reading array data. When the system drives the
RESET pin low for at least a period of tRP, the device
immediately terminates any operation in progress, tristates
all data output pins, and ignores all read/write attempts for
the duration of the RESET pulse. The device also resets the
internal state machine to reading array data. The operation
that was interrupted should be reinitiated once the device is
ready to accept another command sequence, to ensure data
integrity.
Current is reduced for the duration of the RESET pulse.
When RESET is held at VSS ± 0.3V, the device draws
CMOS standby current (ICC4 ). If RESET is held at VIL but not
within VSS
± 0.3V, the standby current will be greater.


Similar Part No. - A29L320TV-90

ManufacturerPart #DatasheetDescription
logo
AMIC Technology
A29L320A AMICC-A29L320A Datasheet
567Kb / 50P
   4M X 8 Bit / 2M X 16 Bit CMOS 3.0 Volt-only, Boot Sector Flash Memory
A29L320A AMICC-A29L320A Datasheet
558Kb / 48P
   Boot Sector Flash Memory
A29L320AUG-120 AMICC-A29L320AUG-120 Datasheet
567Kb / 50P
   4M X 8 Bit / 2M X 16 Bit CMOS 3.0 Volt-only, Boot Sector Flash Memory
A29L320AUG-120F AMICC-A29L320AUG-120F Datasheet
567Kb / 50P
   4M X 8 Bit / 2M X 16 Bit CMOS 3.0 Volt-only, Boot Sector Flash Memory
A29L320AUG-120I AMICC-A29L320AUG-120I Datasheet
567Kb / 50P
   4M X 8 Bit / 2M X 16 Bit CMOS 3.0 Volt-only, Boot Sector Flash Memory
More results

Similar Description - A29L320TV-90

ManufacturerPart #DatasheetDescription
logo
AMIC Technology
A29L320A AMICC-A29L320A Datasheet
567Kb / 50P
   4M X 8 Bit / 2M X 16 Bit CMOS 3.0 Volt-only, Boot Sector Flash Memory
A29L161B AMICC-A29L161B Datasheet
476Kb / 41P
   2M X 8 Bit / 1M X 16 Bit CMOS 3.3 Volt-only, Boot Sector Flash Memory
A29L160A AMICC-A29L160A Datasheet
572Kb / 42P
   2M X 8 Bit / 1M X 16 Bit CMOS 3.3 Volt-only, Boot Sector Flash Memory
A29L160C AMICC-A29L160C Datasheet
471Kb / 41P
   2M X 8 Bit / 1M X 16 Bit CMOS 3.3 Volt-only, Boot Sector Flash Memory
A29160B AMICC-A29160B Datasheet
508Kb / 43P
   2M X 8 Bit / 1M X 16 Bit CMOS 5.0 Volt-only, Boot Sector Flash Memory
A29L160 AMICC-A29L160_07 Datasheet
531Kb / 42P
   2M X 8 Bit / 1M X 16 Bit CMOS 3.0 Volt-only, Boot Sector Flash Memory
A29L160 AMICC-A29L160 Datasheet
556Kb / 45P
   2M X 8 Bit / 1M X 16 Bit CMOS 3.0 Volt-only, Boot Sector Flash Memory
logo
Excel Semiconductor Inc...
ES29LV320D EXCELSEMI-ES29LV320D Datasheet
583Kb / 59P
   32Mbit(4M x 8/2M x 16) CMOS 3.0 Volt-only, Boot Sector Flash Memory
ES29LV320E EXCELSEMI-ES29LV320E Datasheet
745Kb / 58P
   32Mbit(4M x 8/2M x 16) CMOS 3.0 Volt-only, Boot Sector Flash Memory
logo
Austin Semiconductor
AS29LV016J AUSTIN-AS29LV016J Datasheet
420Kb / 40P
   16 Megabit (2M x 8-Bit / 1M x 16-Bit) CMOS 3.0 Volt-Only Boot Sector Flash Memory
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com