*** Genesis Microchip Confidential ***
gm5110/20 Preliminary Data Sheet
June 2002
C5110-DAT-01C
v
List Of Tables
Table 1.
Analog Input Port...................................................................................................4
Table 2.
DVI Input Port .......................................................................................................5
Table 3.
RCLK PLL Pins.....................................................................................................5
Table 4.
Analog HSYNC/VSYNC Inputs............................................................................6
Table 5.
System Interface and GPIO Signals.......................................................................6
Table 6.
Display Output Port ...............................................................................................7
Table 7.
Parallel ROM Interface Port ..................................................................................8
Table 8.
Reserved Pins.........................................................................................................8
Table 9.
Power Pins for ADC Sampling Clock DDS ..........................................................9
Table 10.
Power Pins for Display Clock DDS.......................................................................9
Table 11.
I/O Power and Ground Pins ...................................................................................9
Table 12.
Core Power and Ground Pins.................................................................................9
Table 13.
TCLK Specification .............................................................................................14
Table 14.
Pin Connection for RGB Input with HSYNC/VSYNC .......................................17
Table 15.
ADC Characteristics ............................................................................................18
Table 16.
DVI Receiver Characteristics ..............................................................................20
Table 17.
gm5110/20 GPIOs and Alternate Functions ........................................................35
Table 18.
Bootstrap Signals .................................................................................................36
Table 19.
Instruction Byte Map ...........................................................................................37
Table 20.
Absolute Maximum Ratings ................................................................................40
Table 21.
DC Characteristics ...............................................................................................41
Table 22.
Maximum Speed of Operation.............................................................................42
Table 23.
Display Timing and DCLK Adjustments ............................................................42
Table 24.
2-Wire Host Interface Port Timing ......................................................................42
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
