8/25

¡ Semiconductor

MSM54V32126/8

Notes:

1. An initial pause of 200 ms is required after power-up followed by any 8 RAS cycles

(Example : RAS only refresh) before proper device operation is achieved. In case of

using internal refresh counter, a minimum of 8CAS before RAS cycles instead of 8 RAS

cycles are required.

are 3.0 V/0 V.

4. Data outputs are measured with a load of 30 pF.

outputs achieve the open circuit condition and are not referenced to output voltage

levels. This parameter is sampled and not 100% tested.

7. These parameters are referenced to CAS leading edge of early write cycles and to WE

leading edge in OE controlled write cycles and read modify write cycles.

early write cycle and the data out pin will remain open circuit throughout the entire

a read modify write cycle and the data out will contain data read from the selected cell:

If neither of the above sets of conditions is satisfied, the condition of the data out is

indeterminate.

not 100% tested.

12. These parameters are determined by the earliest falling edge of CAS1, CAS2, CAS3, or

CAS4.

13. These parameters are determined by the latest rising edge of CAS1, CAS2, CAS3, or

CAS4.

16. Only MSM54V32128.