Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

IDT77010 Datasheet(PDF) 3 Page - List of Unclassifed Manufacturers

Part # IDT77010
Description  Data Path Interface to Utopia Level 1 Translation Device
Download  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC1 [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC1 - List of Unclassifed Manufacturers

IDT77010 Datasheet(HTML) 3 Page - List of Unclassifed Manufacturers

  IDT77010 Datasheet HTML 1Page - List of Unclassifed Manufacturers IDT77010 Datasheet HTML 2Page - List of Unclassifed Manufacturers IDT77010 Datasheet HTML 3Page - List of Unclassifed Manufacturers IDT77010 Datasheet HTML 4Page - List of Unclassifed Manufacturers IDT77010 Datasheet HTML 5Page - List of Unclassifed Manufacturers IDT77010 Datasheet HTML 6Page - List of Unclassifed Manufacturers IDT77010 Datasheet HTML 7Page - List of Unclassifed Manufacturers IDT77010 Datasheet HTML 8Page - List of Unclassifed Manufacturers IDT77010 Datasheet HTML 9Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 21 page
background image
3 of 21
June 24, 2002
IDT77010
Pin Definitions
Pin Definitions
Pin Definitions
Pin Definitions
Signal Name
Pin
Number
Input/
Output
Description
SysClk
29
I
System Clock. All the device circuits are synchronized to this clock.
RST
23
I
System Reset. When low the 77010 and the PHY are reset. This is used as a global line card reset where all
the RST signals from all line cards are connected together.
LCRST
24
I
Line Card reset. When low the 77010 and the PHY are reset. This is a local line card reset used to reset a
specific 77010 and PHY on a specific line card.
CONT_A
19
O
Output Control Pin A. This pin is controlled by a receive control cell. Default output = low.
CONT_B
22
O
Output Control Pin B. This pin is controlled by a receive control cell. Default output = low.
RxLED
42
O
Active low. When low a receive cell is being transferred.
This pin may be used for receive activity LED.
TxLED
79
O
Active low. When low a transmit cell is being transferred.
This pin may be used for transmit activity LED.
READ
73
O
Utility bus read signal.
WRITE
74
O
Utility bus write signal.
ALE
59
O
Utility bus address latch enable. Used for latching the address on the address phase of the Add/Data bus.
Add/Data0
71
I/O
Utility bus multiplexed address and data bus.
Add/Data1
70
I/O
Utility bus multiplexed address and data bus.
Add/Data2
69
I/O
Utility bus multiplexed address and data bus.
Add/Data3
68
I/O
Utility bus multiplexed address and data bus.
Add/Data4
65
I/O
Utility bus multiplexed address and data bus.
Add/Data5
64
I/O
Utility bus multiplexed address and data bus.
Add/Data6
63
I/O
Utility bus multiplexed address and data bus.
Add/Data7
62
I/O
Utility bus multiplexed address and data bus.
PHYCS
78
O
Utility bus PHY chip select.
PHYINT
72
I
Utility bus PHY interrupt signal
PHYRST
77
O
Utility bus PHY reset.
RCLK
45
O
UTOPIA bus receive clock.
RSOC
58
I
UTOPIA bus receive start of cell.
RENB
43
O
UTOPIA bus receive enable.
RCLAV
44
I
UTOPIA bus receive cell available.
RxData0
46
I
UTOPIA bus receive data bit.
RxData1
49
I
UTOPIA bus receive data bit.
RxData2
50
I
UTOPIA bus receive data bit.
RxData3
51
I
UTOPIA bus receive data bit.
RxData4
52
I
UTOPIA bus receive data bit.
RxData5
53
I
UTOPIA bus receive data bit.
RxData6
54
I
UTOPIA bus receive data bit.


Similar Part No. - IDT77010

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
IDT77010 RENESAS-IDT77010 Datasheet
301Kb / 22P
   Data Path Interface (DPI) to Utopia Level 1 Translation Device
June 24, 2002
More results

Similar Description - IDT77010

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
IDT77010 RENESAS-IDT77010 Datasheet
301Kb / 22P
   Data Path Interface (DPI) to Utopia Level 1 Translation Device
June 24, 2002
logo
List of Unclassifed Man...
IDT77V012 ETC1-IDT77V012 Datasheet
677Kb / 46P
   Data Path Interface to UTOPIA Level 1 Header Translation Device
IDT77V011 ETC1-IDT77V011 Datasheet
742Kb / 43P
   Data Path Interface to Utopia Level 2 Translation Device
logo
Renesas Technology Corp
IDT77V012 RENESAS-IDT77V012 Datasheet
887Kb / 47P
   Data Path Interface (DPI) to UTOPIA Level 1 Header Translation Device
March 26, 2001
IDT77V011 RENESAS-IDT77V011 Datasheet
950Kb / 44P
   Data Path Interface (DPI) to Utopia Level 2 Translation Device
March 15, 2001
logo
Actel Corporation
COREU1PHY-XX ACTEL-COREU1PHY-XX Datasheet
100Kb / 8P
   CoreU1PHY - UTOPIA Level 1 PHY Interface
COREU1LL-XX ACTEL-COREU1LL-XX Datasheet
103Kb / 8P
   CoreU1LL UTOPIA Level 1 Link-Layer Interface
MC-ACT-HDLC-NET ACTEL-MC-ACT-HDLC-NET Datasheet
276Kb / 5P
   UTOPIA Level 3 PHY
logo
Synaptics Incorporated.
CN8223 CONEXANT-CN8223 Datasheet
1Mb / 161P
   ATM Transmitter/Receiver with UTOPIA Interface
logo
Texas Instruments
TFB2022A TI1-TFB2022A Datasheet
160Kb / 10P
[Old version datasheet]   FUTUREBUS DATA PATH UNIT
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com