Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

LPC47M192 Datasheet(PDF) 7 Page - SMSC Corporation

Part # LPC47M192
Description  LPC SUPER I/O WITH HARDWARE MONITORING BLOCK
Download  228 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SMSC [SMSC Corporation]
Direct Link  http://www.smsc.com
Logo SMSC - SMSC Corporation

LPC47M192 Datasheet(HTML) 7 Page - SMSC Corporation

Back Button LPC47M192 Datasheet HTML 3Page - SMSC Corporation LPC47M192 Datasheet HTML 4Page - SMSC Corporation LPC47M192 Datasheet HTML 5Page - SMSC Corporation LPC47M192 Datasheet HTML 6Page - SMSC Corporation LPC47M192 Datasheet HTML 7Page - SMSC Corporation LPC47M192 Datasheet HTML 8Page - SMSC Corporation LPC47M192 Datasheet HTML 9Page - SMSC Corporation LPC47M192 Datasheet HTML 10Page - SMSC Corporation LPC47M192 Datasheet HTML 11Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 228 page
background image
SMSC DS – LPC47M192
Page 7
Rev. 03/30/05
DATASHEET
TABLES
Table 1 – Super I/O Block Addresses .........................................................................................................................27
Table 2 – Status, Data and Control Registers.............................................................................................................31
Table 3 – Internal 2 Drive Decode – Normal ...............................................................................................................34
Table 4 – Internal 2 Drive Decode – Drives 0 and 1 Swapped....................................................................................35
Table 5 – Tape Select Bits ..........................................................................................................................................35
Table 6 – Drive Type ID ..............................................................................................................................................35
Table 7 – Precompensation Delays ...........................................................................................................................36
Table 8 – Data Rates ..................................................................................................................................................37
Table 9 – DRVDEN Mapping ......................................................................................................................................37
Table 10 – Default Precompensation Delays ..............................................................................................................37
Table 11 – FIFO Service Delay ..................................................................................................................................39
Table 12 – Status Register 0.......................................................................................................................................41
Table 13 – Status Register 1.......................................................................................................................................41
Table 14 – Status Register 2.......................................................................................................................................42
Table 15 – Status Register 3.......................................................................................................................................42
Table 16 – Description of Command Symbols ...........................................................................................................45
Table 17 – Instruction Set ...........................................................................................................................................48
Table 18 – Sector Sizes .............................................................................................................................................54
Table 19 – Effects of MT and N Bits...........................................................................................................................55
Table 20 – Skip Bit vs Read Data Command.............................................................................................................55
Table 21 – Skip Bit vs. Read Deleted Data Command...............................................................................................55
Table 22 – Result Phase Table ..................................................................................................................................56
Table 23 – Verify Command Result Phase Table ......................................................................................................57
Table 24 – Typical Values for Formatting...................................................................................................................58
Table 25 – Interrupt Identification...............................................................................................................................60
Table 26 – Drive Control Delays (ms) ........................................................................................................................61
Table 27 – Effects of WGATE and GAP Bits..............................................................................................................63
Table 28 – Addressing the Serial Port........................................................................................................................65
Table 29 – Interrupt Control Table .............................................................................................................................67
Table 30 - Baud Rates ................................................................................................................................................73
Table 31 - Reset Function Table ..................................................................................................................................73
Table 32 - Register Summary for an Individual UART Channel ..................................................................................74
Table 33 – MPU-401 HOST INTERFACE REGISTERS ............................................................................................79
Table 34 - MIDI Data Port ...........................................................................................................................................79
Table 35 - MPU-401 STATUS PORT..........................................................................................................................79
Table 36 – MIDI RECEIVE BUFFER EMPTY STATUS BIT.......................................................................................80
Table 37 - MIDI TRANSMIT BUSY STATUS BIT.........................................................................................................80
Table 38 - MPU-401 COMMAND PORT ......................................................................................................................80
Table 39 - Parallel Port Connector ...............................................................................................................................83
Table 40 - EPP Pin Descriptions .................................................................................................................................88
Table 41 – ECP Pin Descriptions ...............................................................................................................................90
Table 42 - ECP Register Definitions.............................................................................................................................90
Table 43 - Mode Descriptions ......................................................................................................................................91
Table 44a - Extended Control Register ........................................................................................................................94
Table 45 - Channel/Data Commands supported in ECP mode....................................................................................96
Table 46 - PC/AT and PS/2 Available Registers ..........................................................................................................99
Table 47 - State of System Pins in Auto Powerdown .................................................................................................100
Table 48 - State of Floppy Disk Drive Interface Pins in Powerdown ..........................................................................100
Table 49 - I/O Address Map .......................................................................................................................................106
Table 50 – Host Interface Flags ...............................................................................................................................106
Table 51 - Status Register .........................................................................................................................................108
Table 52 - Resets.......................................................................................................................................................109
Table 53 - General Purpose I/O Port Assignments ....................................................................................................114
Table 54 - GPIO Configuration Summary ..................................................................................................................115
Table 55 – GPIO Read/Write Behavior ....................................................................................................................116
Table 56 - Different Modes for Fan ............................................................................................................................122
Table 57 - SMBus Write Byte Protocol.......................................................................................................................130
Table 58 - SMBus Read Byte Protocol.......................................................................................................................131
Table 59 - SMBus Send Byte Protocol.......................................................................................................................131
Table 60 - SMBus Receive Byte Protocol ..................................................................................................................131
Table 61 - Modified SMBus Receive Byte Protocol Response to ARA ......................................................................132
Table 62 - Runtime Register Block Summary ............................................................................................................139


Similar Part No. - LPC47M192

ManufacturerPart #DatasheetDescription
logo
SMSC Corporation
LPC47M102S-MC SMSC-LPC47M102S-MC Datasheet
244Kb / 5P
   100 Pin Enhanced Super I/O Controller with LPC Interface for Consumer Applications
LPC47M102S-MC SMSC-LPC47M102S-MC Datasheet
1Mb / 188P
   100 Pin Enhanced Super I/O Controller with LPC Interface for Consumer Applications
LPC47M102S-MS SMSC-LPC47M102S-MS Datasheet
244Kb / 5P
   100 Pin Enhanced Super I/O Controller with LPC Interface for Consumer Applications
LPC47M102S-MS SMSC-LPC47M102S-MS Datasheet
1Mb / 188P
   100 Pin Enhanced Super I/O Controller with LPC Interface for Consumer Applications
LPC47M107S-MC SMSC-LPC47M107S-MC Datasheet
244Kb / 5P
   100 Pin Enhanced Super I/O Controller with LPC Interface for Consumer Applications
More results

Similar Description - LPC47M192

ManufacturerPart #DatasheetDescription
logo
SMSC Corporation
LPC47M997 SMSC-LPC47M997 Datasheet
84Kb / 5P
   LPC Super I/O with Hardware Monitoring Block
logo
Feature Integration Tec...
F71889A FINTEK-F71889A Datasheet
1Mb / 132P
   Super Hardware Monitor LPC I/O
F71889E FINTEK-F71889E Datasheet
3Mb / 114P
   Super Hardware Monitor LPC I/O
F71883 FINTEK-F71883 Datasheet
2Mb / 133P
   Super Hardware Monitor LPC I/O
F71889 FINTEK-F71889 Datasheet
2Mb / 114P
   Super Hardware Monitor LPC I/O
F71862 FINTEK-F71862 Datasheet
837Kb / 110P
   Super Hardware Monitor LPC I/O
F71863 FINTEK-F71863 Datasheet
907Kb / 112P
   Super Hardware Monitor LPC I/O
F71882 FINTEK-F71882 Datasheet
2Mb / 130P
   Super Hardware Monitor LPC I/O
F71808E FINTEK-F71808E Datasheet
694Kb / 92P
   Super Hardware Monitor LPC I/O with Power Saving Control
logo
National Semiconductor ...
PC87365 NSC-PC87365 Datasheet
2Mb / 215P
   128-Pin LPC SuperI/O with System Hardware Monitoring
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com