Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

IS24C52-3S Datasheet(PDF) 4 Page - Integrated Silicon Solution, Inc

Part # IS24C52-3S
Description  2k-bit 2-WIRE SERIAL CMOS EEPROM with Permanent Write-Protection
Download  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ISSI [Integrated Silicon Solution, Inc]
Direct Link  http://www.issi.com
Logo ISSI - Integrated Silicon Solution, Inc

IS24C52-3S Datasheet(HTML) 4 Page - Integrated Silicon Solution, Inc

  IS24C52-3S Datasheet HTML 1Page - Integrated Silicon Solution, Inc IS24C52-3S Datasheet HTML 2Page - Integrated Silicon Solution, Inc IS24C52-3S Datasheet HTML 3Page - Integrated Silicon Solution, Inc IS24C52-3S Datasheet HTML 4Page - Integrated Silicon Solution, Inc IS24C52-3S Datasheet HTML 5Page - Integrated Silicon Solution, Inc IS24C52-3S Datasheet HTML 6Page - Integrated Silicon Solution, Inc IS24C52-3S Datasheet HTML 7Page - Integrated Silicon Solution, Inc IS24C52-3S Datasheet HTML 8Page - Integrated Silicon Solution, Inc IS24C52-3S Datasheet HTML 9Page - Integrated Silicon Solution, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 14 page
background image
4
Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774
PRELIMINARYINFORMATION
Rev. 00B
01/26/04
IS24C52
ISSI®
The Bus Protocol:
– Data transfer may be initiated only when the bus is not
busy
– During a data transfer, the data line must remain stable
whenever the clock line is high. Any changes in the
data line while the clock line is high will be interpreted
as a Start or Stop condition.
The state of the data line represents valid data after a Start
condition. The data line must be stable for the duration of
the High period of the clock signal. The data on the SDA
line may be changed during the Low period of the clock
signal. There is one clock pulse per bit of data. Each data
transfer is initiated with a Start condition and terminated
with a Stop condition.
Start Condition
The Start condition precedes all commands to the device
and is defined as a High to Low transition of SDA when
SCL is High. The IS24C52 monitors the SDA and SCL lines
and will not respond until the Start condition is met.
Stop Condition
The Stop condition is defined as a Low to High transition of
SDA when SCL is High. All operations must end with a Stop
condition.
Acknowledge (ACK)
After a successful data transfer, each receiving device is
required to generate an ACK. The Acknowledging device
pulls down the SDA line.
Reset
The IS24C52 contains a reset function in case the 2-wire
bus transmission is accidentally interrupted (eg. a power
loss), or needs to be terminated mid-stream. The reset
is caused when the Master device creates a Start
condition. To do this, it may be necessary for the Master
device to monitor the SDA line while cycling the SCL up
to nine times. (For each clock signal transition to High,
the Master checks for a High level on SDA.)
Standby Mode
Power consumption in reduced in standby mode. The
IS24C52 will enter standby mode: a) At Power-up, and
remain in it until SCL or SDA toggles; b) Following the Stop
signal if no write operation is initiated; or c) Following any
internal write operation
DEVICE ADDRESSING
The Master begins a transmission by sending a Start
condition. The Master then sends the address of the
particular Slave devices it is requesting. The Slave
(Fig. 5) address is 8 bits.
The four most significant bits of the device address are fixed
as 1010 for normal read/write operations, and 0110 for
permanent write-protection operations.
This device has three address bits (A1, A2, and A0) that
allow up to eight IS24C52 devices to share the 2-wire
bus. Upon receiving the Slave address, the device
compares the three address bits with the hardwired A2,
A1, and A0 input pins to determine if it is the appropriate
Slave. If any of the A2 - A0 pins is neither biased to High
nor Low, then internal circuitry defaults the value to Low.
The last bit of the Slave address specifies whether a Read
or Write operation is to be performed. When this bit is set
to 1, a Read operation is selected, and when set to 0, a
Write operation is selected.
After the Master transmits the Start condition and
Slave address byte (Fig. 5), the appropriate 2-wire
Slave (eg. IS24C52) will respond with ACK on the SDA
line. The Slave will pull down the SDA on the ninth clock
cycle, signaling that it received the eight bits of data. The
selected IS24C52 then prepares for a Read or Write
operation by monitoring the bus.


Similar Part No. - IS24C52-3S

ManufacturerPart #DatasheetDescription
logo
Integrated Silicon Solu...
IS24C01 ISSI-IS24C01 Datasheet
85Kb / 13P
   1K-bit/2K-bit/4K-bit/8K-bit/16K-bit 2-WIRE SERIAL CMOS EEPROM
IS24C01 ISSI-IS24C01 Datasheet
57Kb / 16P
   1K-bit/2K-bit/4K-bit/8K-bit/16K-bit 2-WIRE SERIAL CMOS EEPROM
IS24C01-2 ISSI-IS24C01-2 Datasheet
85Kb / 13P
   1K-bit/2K-bit/4K-bit/8K-bit/16K-bit 2-WIRE SERIAL CMOS EEPROM
IS24C01-2G ISSI-IS24C01-2G Datasheet
85Kb / 13P
   1K-bit/2K-bit/4K-bit/8K-bit/16K-bit 2-WIRE SERIAL CMOS EEPROM
IS24C01-2G ISSI-IS24C01-2G Datasheet
57Kb / 16P
   1K-bit/2K-bit/4K-bit/8K-bit/16K-bit 2-WIRE SERIAL CMOS EEPROM
More results

Similar Description - IS24C52-3S

ManufacturerPart #DatasheetDescription
logo
Integrated Silicon Solu...
IS34C02 ISSI-IS34C02 Datasheet
72Kb / 15P
   2K-bit 2-WIRE SERIAL CMOS EEPROM with Permanent Write-Protection
IS34C02_0511 ISSI-IS34C02_0511 Datasheet
137Kb / 18P
   2K-bit 2-WIRE SERIAL CMOS EEPROM with Permanent Write-Protection
IS34C02B ISSI-IS34C02B Datasheet
130Kb / 18P
   2K-bit 2-WIRE SERIAL CMOS EEPROM with Permanent and Reversible Write-Protection
logo
ATMEL Corporation
AT34C02 ATMEL-AT34C02 Datasheet
184Kb / 12P
   2-Wire Serial EEPROM with Permanent Software Write Protect
logo
Integrated Silicon Solu...
IS24C02D ISSI-IS24C02D Datasheet
487Kb / 18P
   2K-bit 2-WIRE AUTOMOTIVE SERIAL CMOS EEPROM
IS24C01B ISSI-IS24C01B Datasheet
142Kb / 19P
   1K-bit/2K-bit 2-WIRE SERIAL CMOS EEPROM
logo
Holtek Semiconductor In...
HT24LC02 HOLTEK-HT24LC02_14 Datasheet
2Mb / 12P
   CMOS 2K 2-Wire Serial EEPROM
HT24LC02 HOLTEK-HT24LC02 Datasheet
123Kb / 12P
   CMOS 2K 2-Wire Serial EEPROM
HT24LC02A HOLTEK-HT24LC02A Datasheet
123Kb / 11P
   CMOS 2K 2-Wire Serial EEPROM
HT24LC02A HOLTEK-HT24LC02A_14 Datasheet
1Mb / 10P
   CMOS 2K 2-Wire Serial EEPROM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com