Electronic Components Datasheet Search |
|
IDT72V2103L6PF Datasheet(PDF) 9 Page - Integrated Device Technology |
|
IDT72V2103L6PF Datasheet(HTML) 9 Page - Integrated Device Technology |
9 / 46 page 9 IDT72V263/273/283/293/103/113 3.3V HIGH DENSITY SUPERSYNC IITM NARROW BUS FIFO 8K x 18, 16K x 9/18, 32K x 9/18, 64K x 9/18, 128K x 9/18, 256K x 9/18, 512K x9 COMMERCIAL AND INDUSTRIAL TEMPERATURERANGES IDT72V2103/72V2113 3.3V HIGH DENSITY SUPERSYNC IITM NARROW BUS FIFO 131,072 x 18/262,144 x 9, 262,144 x 18/524,288 x 9 AC ELECTRICAL CHARACTERISTICS(1) (Commercial: VCC = 3.3V ± 0.15V, TA = 0 °C to +70°C; Industrial: VCC = 3.3V ± 0.15V, TA = -40°C to +85°C; JEDEC JESD8-A compliant) NOTES: 1. All AC timings apply to both Standard IDT mode and First Word Fall Through mode. 2. Industrial temperature range product for the 10ns is available as a standard device. All other speed grades are available by special order. 3. Pulse widths less than minimum values are not allowed. 4. Values guaranteed by design, not currently tested. 5. TQFP package only: for speed grades 7.5ns, 10ns and 15ns the minimum for tA, tOE, and tOHZ is 2ns. Commercial Commercial Com’l & Ind’l(2) Commercial BGA & TQFP BGA & TQFP TQFP Only TQFP Only IDT72V2103L6 IDT72V2103L7-5 IDT72V2103L10 IDT72V2103L15 IDT72V2113L6 IDT72V2113L7-5 IDT72V2113L10 IDT72V2113L15 Symbol Parameter Min. Max. Min. Max. Min. Max. Min. Max. Unit fS Clock Cycle Frequency — 166 — 133.3 — 100 — 66.7 MHz tA Data Access Time(5) 14 1(5) 51(5) 6.5 1(5) 10 ns tCLK Clock Cycle Time 6 — 7.5 — 10 — 15 — ns tCLKH Clock High Time 2.7 — 3.5 — 4.5 — 6 — ns tCLKL Clock Low Time 2.7 — 3.5 — 4.5 — 6 — ns tDS DataSetupTime 2 — 2.5 — 3.5 — 4 — ns tDH Data Hold Time 0.5 — 0.5 — 0.5 — 1 — ns tENS Enable Setup Time 2 — 2.5 — 3.5 — 4 — ns tENH Enable Hold Time 0.5 — 0.5 — 0.5 — 1 — ns tLDS LoadSetupTime 3 — 3.5 — 3.5 — 4 — ns tLDH Load Hold Time 0.5 — 0.5 — 0.5 — 1 — ns tRS Reset Pulse Width(3) 10 — 10 — 10 — 15 — ns tRSS ResetSetupTime 15 — 15 — 15 — 15 — ns tRSR Reset Recovery Time 10 — 10 — 10 — 15 — ns tRSF Reset to Flag and Output Time — 15 — 15 — 15 — 15 ns tRTS RetransmitSetupTime 3 — 3.5 — 3.5 — 4 — ns tOLZ Output Enable to Output in Low Z(4) 0— 0— 0 — 0— ns tOE Output Enable to Output Valid(5) 14 1(5) 61(5) 61(5) 8ns tOHZ Output Enable to Output in High Z(4,5) 14 1(5) 61(5) 61(5) 8ns tWFF Write Clock to FF or IR —4 —5 —6.5 — 10 ns tREF Read Clock to EF or OR —4 —5 —6.5 — 10 ns tPAFA Clock to Asynchronous Programmable Almost-Full Flag — 10 — 12.5 — 16 — 20 ns tPAFS Write Clock to Synchronous Programmable Almost-Full Flag — 4 — 5 — 6.5 — 10 ns tPAEA Clock to Asynchronous Programmable Almost-Empty Flag — 10 — 12.5 — 16 — 20 ns tPAES Read Clock to Synchronous Programmable Almost-Empty Flag — 4 — 5 — 6.5 — 10 ns tHF Clock to HF — 10 — 12.5 — 16 — 20 ns tSKEW1 Skew time between RCLK and WCLK for EF/OR and FF/IR 4— 5— 7 — 9— ns tSKEW2 Skew time between RCLK and WCLK for PAE and PAF 5— 7— 10 — 14 — ns |
Similar Part No. - IDT72V2103L6PF |
|
Similar Description - IDT72V2103L6PF |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |