CYP15G0201DXB
CYV15G0201DXB
Document #: 38-02058 Rev. *G
Page 8 of 46
RXSTA[2:0]
RXSTB[2:0]
LVTTL Output,
synchronous to the
selected RXCLKx
↑
output or
REFCLK
↑ [4] input
Parallel Status Output. These outputs change following the rising edge of the selected
receive interface clock.
When the Decoder is bypassed (DECMODE = LOW), RXSTx[1:0] become the two
low-order bits of the 10-bit received character, while RXSTx[2] = HIGH indicates the
presence of a Comma character in the Output Register. See Table 16 for details.
When the Decoder is enabled (DECMODE = HIGH or MID), RXSTx[2:0] provide status of
the received signal. See Table 18, Table 19 and Table 20 for a list of Receive Character
status.
RXOPA
RXOPB
3-state, LVTTL
Output, synchronous
to the selected
RXCLKx
↑ output or
REFCLK
↑ [4] input
Receive Path Odd Parity. When parity generation is enabled (PARCTL
≠ LOW), the parity
output at these pins is valid for the data on the associated RXDx bus bits. When parity
generation is disabled (PARCTL = LOW) these output drivers are disabled (High-Z).
Receive Path Clock and Clock Control
RXRATE
LVTTL Input
Static Control Input,
internal pull-down
Receive Clock Rate Select. When LOW, the RXCLKx
± recovered clock outputs are
complementary clocks operating at the recovered character rate. Data for the associated
receive channels should be latched on the rising edge of RXCLKx+ or falling edge of
RXCLKx–. When HIGH, the RXCLKx
± recovered clock outputs are complementary clocks
operating at half the character rate. Data for the associated receive channels should be
latched alternately on the rising edge of RXCLKx+ and RXCLKx–.
When REFCLK± is selected to clock the output registers (RXCKSELx = LOW), RXRATEx
is not interpreted. The RXCLKA± and RXCLKC± output clocks will follow the frequency and
duty cycle of REFCLK±.
RXCLKA
±
RXCLKB
±
3-state, LVTTL
Output clock or
Static control input
Receive Character Clock Output or Clock Select Input. When configured such that all
output data paths are clocked by the recovered clock (RXCKSEL = MID), these true and
complement clocks are the receive interface clocks which are used to control timing of
output data (RXDx[7:0], RXSTx[2:0] and RXOPx). These clocks are output continuously at
either the dual-character rate (1/20th the serial symbol-rate) or character rate (1/10th the
serial symbol-rate) of the data being received, as selected by RXRATE.
When configured such that all output data paths are clocked by REFCLK instead of a
recovered clock (RXCKSEL = LOW), the RXCLKA
± and RXCLKC+ output drivers present
a buffered and delayed form of REFCLK. RXCLKA
± and RXCLKC+ are buffered forms of
REFCLK that are slightly different in phase. This phase difference allows the user to select
the optimal setup/hold timing for their specific interface.
When RXCKSEL = HIGH and dual-channel bonding is enabled, one of the recovered clocks
from channels A or B is selected to present bonded data from channels A and B. RXCLKA
±
output the recovered clock from either receive channel A or receive channel B as selected
by RXCLKB+ to clock the bonded output data from channels A and B. See Table 14 for
details.
When RXCKSEL = LOW and dual-channel bonding is enabled, REFCLK is selected to
present bonded data from channels A and B. RXCLKA
± and RXCLKC+ output drivers
present a buffered and delayed form of REFCLK. The master channel for bonding is
selected by RXCLKB+ (which acts as an input in this mode) to clock the bonded output data
from channels A and B. See Table 14 for details.
RXCKSEL
3-Level Select[5]
Static Control Input
Receive Clock Mode. Selects the receive clock-source used to transfer data to the Output
Registers.
When LOW, both Output Registers are clocked by REFCLK. RXCLKB
± outputs are disabled
(High-Z), and RXCLKA
± and RXCLKC+ present buffered and delayed forms of REFCLK.
When MID, each RXCLKx
± output follows the recovered clock for the respective channel,
as selected by RXRATE. When the 10B/8B Decoder and Elasticity Buffer are bypassed
(DECMODE = LOW), RXCKSEL must be MID.
When HIGH, and channel bonding is enabled in dual-channel mode (RX modes 2 and 3),
RXCLKA
± outputs the recovered clock from either receive channel A or receive channel B
as selected by RXCLKB+. These output clocks may operate at the character-rate or half the
character-rate as selected by RXRATE.
Pin Descriptions CYP(V)15G0201DXB Dual HOTLink II Transceiver (continued)
Pin Name
I/O Characteristics
Signal Description
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
