Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CYP15G0201DXB-BBI Datasheet(PDF) 9 Page - Cypress Semiconductor

Part # CYP15G0201DXB-BBI
Description  Dual-channel HOTLink II Transceiver
Download  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CYP15G0201DXB-BBI Datasheet(HTML) 9 Page - Cypress Semiconductor

Back Button CYP15G0201DXB-BBI Datasheet HTML 5Page - Cypress Semiconductor CYP15G0201DXB-BBI Datasheet HTML 6Page - Cypress Semiconductor CYP15G0201DXB-BBI Datasheet HTML 7Page - Cypress Semiconductor CYP15G0201DXB-BBI Datasheet HTML 8Page - Cypress Semiconductor CYP15G0201DXB-BBI Datasheet HTML 9Page - Cypress Semiconductor CYP15G0201DXB-BBI Datasheet HTML 10Page - Cypress Semiconductor CYP15G0201DXB-BBI Datasheet HTML 11Page - Cypress Semiconductor CYP15G0201DXB-BBI Datasheet HTML 12Page - Cypress Semiconductor CYP15G0201DXB-BBI Datasheet HTML 13Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 46 page
background image
CYP15G0201DXB
CYV15G0201DXB
Document #: 38-02058 Rev. *G
Page 9 of 46
DECMODE
3-Level Select[5]
Static Control Input
Decoder Mode Select. This input selects the behavior of the Decoder block.
When LOW, the Decoder is bypassed and raw 10-bit characters are passed to the Output
Register. When the Decoder is bypassed, RXCKSEL must be MID.
When MID, the Decoder is enabled and the Cypress Decoder table for Special Code
characters is used. When HIGH, the Decoder is enabled and the alternate Decoder table
for Special Code characters is used. See Table 25 for a list of the Special Codes supported
in both encoded modes.
RXMODE[1:
0]
3-Level Select[5]
Static Control Inputs
Receive Operating Mode. These inputs are interpreted to select one of nine operating
modes of the receive path. See Table 13 for details.
RFEN
LVTTL input,
asynchronous,
internal pull-down
Reframe Enable for All Channels. Active HIGH. When HIGH, the framers in both channels
are enabled to frame per the presently enabled framing mode and selected framing
character.
RFMODE
3-Level Select[5]
Static Control Input
Reframe Mode Select. Used to control the type of character framing used to adjust the
character boundaries (based on detection of one or more framing characters in the received
serial bit stream). This signal operates in conjunction with the presently enabled channel
bonding mode, and the type of framing character selected.
When LOW, the low-latency framer is selected. This will frame on each occurrence of the
selected framing character(s) in the received data stream. This mode of framing stretches
the recovered clock for one or multiple cycles to align that clock with the recovered data.
When MID, the Cypress-mode multi-byte parallel framer is selected. This requires a pair of
the selected framing character(s), on identical 10-bit boundaries, within a span of 50 bits,
before the character boundaries are adjusted. The recovered character clock remains in the
same phasing regardless of character offset.
When HIGH, the alternate mode multi-byte parallel framer is selected. This requires
detection of the selected framing character(s) of the allowed disparities in the received serial
bit stream, on identical 10-bit boundaries, on four directly adjacent characters. The
recovered character clock remains in the same phasing regardless of character offset.
FRAMCHAR 3-Level Select[5]
Static Control Input
Framing Character Select. Used to control the character or portion of a character used for
character framing of the received data streams.
When MID, the framer looks for both positive and negative disparity versions of the 8-bit
Comma character. When HIGH, the framer looks for both positive and negative disparity
versions of the K28.5 character. Configuring FRAMCHAR to LOW is reserved for
component test.
Device Control Signals
PARCTL
3-Level Select[5]
Static Control Input
Parity Check/Generate Control. Used to control the different parity check and generate
functions.
When LOW, parity checking is disabled, and the RXOPx outputs are all disabled (High-Z).
When
MID,
and
the
Encoder/Decoder
are
enabled
(TXMODE[1]
≠ LOW,
DECMODE
≠ LOW), TXDx[7:0] inputs are checked (along with TXOPx) for valid ODD parity,
and ODD parity is generated for the RXDx[7:0] outputs and presented on RXOPx. When
the Encoder and Decoder are disabled (TXMODE[1]
= LOW, DECMODE = LOW), the
TXDx[7:0] and TXCTx[1:0] inputs are checked (along with TXOPx) for valid ODD parity, and
ODD parity is generated for the RXDx[7:0] and RXSTx[1:0] outputs and presented on
RXOPx. When HIGH, parity checking and generation are enabled. The TXDx[7:0] and
TXCTx[1:0] inputs are checked (along with TXOPx) for valid ODD parity, and ODD parity is
generated for the RXDx[7:0] and RXSTx[2:0] outputs and presented on RXOPx.
Pin Descriptions CYP(V)15G0201DXB Dual HOTLink II Transceiver (continued)
Pin Name
I/O Characteristics
Signal Description


Similar Part No. - CYP15G0201DXB-BBI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CYP15G0201DXB-BBI CYPRESS-CYP15G0201DXB-BBI Datasheet
656Kb / 46P
   Dual-channel HOTLink II??Transceiver
More results

Similar Description - CYP15G0201DXB-BBI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CYP15G0201DXB CYPRESS-CYP15G0201DXB_05 Datasheet
656Kb / 46P
   Dual-channel HOTLink II??Transceiver
CYP15G0101DXB CYPRESS-CYP15G0101DXB Datasheet
445Kb / 39P
   Single-channel HOTLink II??Transceiver
CYP15G0101DXB CYPRESS-CYP15G0101DXB_12 Datasheet
519Kb / 43P
   Single-channel HOTLink II??Transceiver
CYP15G0101DXA CYPRESS-CYP15G0101DXA Datasheet
510Kb / 40P
   Single Channel HOTLink II Transceiver
CYP15G0401DXB CYPRESS-CYP15G0401DXB Datasheet
4Mb / 53P
   Quad HOTLink II Transceiver
CYP15G0401DXA CYPRESS-CYP15G0401DXA Datasheet
1Mb / 48P
   Quad HOTLink II Transceiver
CYP15G0401DXB CYPRESS-CYP15G0401DXB_05 Datasheet
571Kb / 53P
   Quad HOTLink II??Transceiver
CYP15G0403DXB CYPRESS-CYP15G0403DXB_07 Datasheet
1Mb / 45P
   Independent Clock Quad HOTLink II??Transceiver
CYP15G0403DXB CYPRESS-CYP15G0403DXB_09 Datasheet
1Mb / 45P
   Independent Clock Quad HOTLink II Transceiver
CYP15G0101 CYPRESS-CYP15G0101 Datasheet
457Kb / 39P
   Single-channel HOTLink Transceiver
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com