Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C1339F-225AI Datasheet(PDF) 3 Page - Cypress Semiconductor

Part # CY7C1339F-225AI
Description  4-Mbit (128K x 32) Pipelined Sync SRAM
Download  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1339F-225AI Datasheet(HTML) 3 Page - Cypress Semiconductor

  CY7C1339F-225AI Datasheet HTML 1Page - Cypress Semiconductor CY7C1339F-225AI Datasheet HTML 2Page - Cypress Semiconductor CY7C1339F-225AI Datasheet HTML 3Page - Cypress Semiconductor CY7C1339F-225AI Datasheet HTML 4Page - Cypress Semiconductor CY7C1339F-225AI Datasheet HTML 5Page - Cypress Semiconductor CY7C1339F-225AI Datasheet HTML 6Page - Cypress Semiconductor CY7C1339F-225AI Datasheet HTML 7Page - Cypress Semiconductor CY7C1339F-225AI Datasheet HTML 8Page - Cypress Semiconductor CY7C1339F-225AI Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 17 page
background image
CY7C1339F
Document #: 38-05217 Rev. *C
Page 3 of 17
Pin Configurations (continued)
Pin Definitions
Name
BGA
TQFP
I/O
Description
A0, A1, A
P4,N4,
A2,C2,R2,
A3,B3,C3,
T3,T4,A5,
B5,C5,T5,
A6,C6,R6
37,36,
32,33,34,
35,44,45,
46,47,48,
49,50,81,
82,99,
100
Input-
Synchronous
Address Inputs used to select one of the 128K address locations.
Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW,
and CE1, CE2, and CE3 are sampled active. A1, A0 are fed to the two-bit
counter..
BWA,BWB
BWC,BWD
L5,G5,G3,
L3
93,94,95,
96
Input-
Synchronous
Byte Write Select Inputs, active LOW. Qualified with BWE to conduct
byte writes to the SRAM. Sampled on the rising edge of CLK.
GW
H4
88
Input-
Synchronous
Global Write Enable Input, active LOW. When asserted LOW on the
rising edge of CLK, a global write is conducted (ALL bytes are written,
regardless of the values on BW[A:D] and BWE).
BWE
M4
87
Input-
Synchronous
Byte Write Enable Input, active LOW. Sampled on the rising edge of
CLK. This signal must be asserted LOW to conduct a byte write.
CLK
K4
89
Input-
Clock
Clock Input. Used to capture all synchronous inputs to the device. Also
used to increment the burst counter when ADV is asserted LOW, during
a burst operation.
CE1
E4
98
Input-
Synchronous
Chip Enable 1 Input, active LOW. Sampled on the rising edge of CLK.
Used in conjunction with CE2 and CE3 to select/deselect the device.
ADSP is ignored if CE1 is HIGH.
CE2
B2
97
Input-
Synchronous
Chip Enable 2 Input, active HIGH. Sampled on the rising edge of CLK.
Used in conjunction with CE1 and CE3 to select/deselect the device.
23
4
5
6
7
1
A
B
C
D
E
F
G
H
J
K
L
M
N
P
R
T
U
VDDQ
NC
NC
NC
DQC
DQD
DQC
DQD
AA
A
A
ADSP
VDDQ
CE2
A
DQC
VDDQ
DQC
VDDQ
VDDQ
VDDQ
DQD
DQD
NC
NC
VDDQ
VDD
CLK
VDD
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
VDDQ
VDDQ
VDDQ
AA
A
A
NC
A
A
A
A
A
A
A0
A1
DQA
DQC
DQA
DQA
DQA
DQB
DQB
DQB
DQB
DQB
DQB
DQB
DQA
DQA
DQA
DQA
DQB
VDD
DQC
DQC
DQC
VDD
DQD
DQD
DQD
DQD
ADSC
NC
CE1
OE
ADV
GW
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
NC
MODE
NC
NC
BWB
BWc
NC
VDD
NC
BWA
NC
BWE
BWD
ZZ
CY7C1339F (128K × 32)
119-ball BGA


Similar Part No. - CY7C1339F-225AI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1339B CYPRESS-CY7C1339B Datasheet
529Kb / 17P
   128K x 32 Synchronous Pipelined Cache RAM
CY7C1339B-100AC CYPRESS-CY7C1339B-100AC Datasheet
529Kb / 17P
   128K x 32 Synchronous Pipelined Cache RAM
CY7C1339B-100AI CYPRESS-CY7C1339B-100AI Datasheet
529Kb / 17P
   128K x 32 Synchronous Pipelined Cache RAM
CY7C1339B-100BGC CYPRESS-CY7C1339B-100BGC Datasheet
529Kb / 17P
   128K x 32 Synchronous Pipelined Cache RAM
CY7C1339B-100BGI CYPRESS-CY7C1339B-100BGI Datasheet
529Kb / 17P
   128K x 32 Synchronous Pipelined Cache RAM
More results

Similar Description - CY7C1339F-225AI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1339G CYPRESS-CY7C1339G_06 Datasheet
415Kb / 18P
   4-Mbit (128K x 32) Pipelined Sync SRAM
CY7C1339G CYPRESS-CY7C1339G Datasheet
340Kb / 17P
   4 - MBIT ( 128K X 32 ) PIPELINED SYNC SRAM
CY7C1340G CYPRESS-CY7C1340G Datasheet
349Kb / 16P
   4-Mbit (128K x 32) Pipelined DCD Sync SRAM
CY7C1347F CYPRESS-CY7C1347F Datasheet
423Kb / 19P
   4-Mbit (128K x 36) Pipelined Sync SRAM
CY7C1347G CYPRESS-CY7C1347G Datasheet
1,021Kb / 21P
   4-Mbit (128K x 36) Pipelined Sync SRAM
CY7C1348G CYPRESS-CY7C1348G Datasheet
348Kb / 16P
   4-Mbit (128K x 36) Pipelined DCD Sync SRAM
CY7C1340F CYPRESS-CY7C1340F Datasheet
348Kb / 17P
   4-Mb (128K x 32) Pipelined DCD Sync SRAM
CY7C1326H CYPRESS-CY7C1326H Datasheet
678Kb / 15P
   2-Mbit (128K x 18) Pipelined Sync SRAM
CY7C1339G CYPRESS-CY7C1339G_13 Datasheet
645Kb / 22P
   4-Mbit (128 K x 32) Pipelined Sync SRAM
CY7C1338G CYPRESS-CY7C1338G_06 Datasheet
396Kb / 17P
   4-Mbit (128K x 32) Flow-Through Sync SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com