 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
X24257S8I-2.5 Datasheet(PDF) 4 Page - Xicor Inc. |
|
||||||||||||||||||||||||||||||
X24257S8I-2.5 Datasheet(HTML) 4 Page - Xicor Inc. |
|
|
4 / 19 page  X24257 – Preliminary Information Characteristics subject to change without notice. 4 of 19 REV 1.1.1 10/15/00 www.xicor.com Figure 3. Acknowledge Response From Receiver SCL from Data Output from Transmitter 1 89 Data Output fromReceiver Start Acknowledge Master DEVICE ADDRESSING Following a start condition, the master must output the address of the slave it is accessing. The first four bits of the Slave Address Byte are the device type identifier bits. These must equal “1010”. The next 2 bits are the device select bits S0 and S1. This allows up to 4 devices to share a single bus. These bits are compared to the S0 and S1 device select input pins. The last bit of the Slave Address Byte defines the operation to be performed. When the R/W bit is a one, then a read operation is selected. When it is zero then a write oper- ation is selected. Refer to Figure 4. After loading the Slave Address Byte from the SDA bus, the device com- pares the device type bits with the value “1010” and the device select bits with the status of the device select input pins. If the compare is not successful, no acknowledge is output during the ninth clock cycle and the device returns to the standby mode. On power up the internal address is undefined, so the first read or write operation must supply an address. The word address is either supplied by the master or obtained from an internal counter, depending on the operation. The master must supply the two Word Address Bytes as shown in Figure 4. The internal organization of the E2 array is 512 pages by 64 bytes per page. The page address is partially contained in the Word Address Byte 1 and partially in bits 7 through 6 of the Word Address Byte 0. The byte address is contained in bits 5 through 0 of the Word Address Byte 0. See Figure 4. Figure 4. Device Addressing 1 S1 S0 R/W Device Select 01 0 Device Type Identifier Slave Address Byte D7 D2 D1 D6 D5 D4 D3 Data Byte A2 A1 A0 A5 A4 A3 Word Address Byte 0 * A10 A9 A8 A14 High Order Word Address A11 X24257 Word Address Byte 1 A13 A12 A7 A6 D0 *This bit is 0 for access to the array and 0 Low Order Word Address 1 for access to the Control Register |
Similar Part No. - X24257S8I-2.5 |
|
Similar Description - X24257S8I-2.5 |
|
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
