Electronic Components Datasheet Search |
|
IDT72T7285L6BB Datasheet(PDF) 10 Page - Integrated Device Technology |
|
IDT72T7285L6BB Datasheet(HTML) 10 Page - Integrated Device Technology |
10 / 53 page 10 COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES IDT72T7285/72T7295/72T72105/72T72115 2.5V TeraSync 72-BIT FIFO 16,384 x 72, 32,768 x 72, 65,536 x 72, 131,072 x 72 AC ELECTRICAL CHARACTERISTICS(1)— SYNCHRONOUS TIMING (Commercial: VCC = 2.5V ± 5%, TA = 0°C to +70°C;Industrial: VCC = 2.5V ± 5%, TA = -40°C to +85°C) NOTES: 1. All AC timings apply to both Standard IDT mode and First Word Fall Through mode. 2. Pulse widths less than minimum values are not allowed. 3. Values guaranteed by design, not currently tested. 4. Industrial temperature range product for the 5ns speed grade is available as a standard device. All other speed grades are available by special order. Commercial Com’l & Ind’l Commercial IDT72T7285L4-4 IDT72T7285L5 IDT72T7285L6-7 IDT72T7285L10 IDT72T7295L4-4 IDT72T7295L5 IDT72T7295L6-7 IDT72T7295L10 IDT72T72105L4-4 IDT72T72105L5 IDT72T72105L6-7 IDT72T72105L10 IDT72T72115L4-4 IDT72T72115L5 IDT72T72115L6-7 IDT72T72115L10 Symbol Parameter Min. Max. Min. Max. Min. Max. Min. Max. Unit fC Clock Cycle Frequency (Synchronous) — 225 — 200 — 150 100 MHz tA Data Access Time 0.6 3.4 0.6 3.6 0.6 3.8 0.6 4.5 ns tCLK Clock Cycle Time 4.44 — 5 — 6.7 — 10 — ns tCLKH Clock High Time 2.0 — 2.3 — 2.8 — 4.5 — ns tCLKL Clock Low Time 2.0 — 2.3 — 2.8 — 4.5 — ns tDS DataSetupTime 1.2 — 1.5 — 2.0 — 3.0 — ns tDH Data Hold Time 0.5 — 0.5 — 0.5 — 0.5 — ns tENS Enable Setup Time 1.2 — 1.5 — 2.0 — 3.0 — ns tENH Enable Hold Time 0.5 — 0.5 — 0.5 — 0.5 — ns tLDS LoadSetupTime 1.2 — 1.5 — 2.0 — 3.0 — ns tLDH Load Hold Time 0.5 — 0.5 — 0.5 — 0.5 — ns tWCSS WCS setup time 1.2 — 1.5 — 2.0 — 3.0 — ns tWCSH WCS hold time 0.5 — 0.5 — 0.5 — 0.5 — ns fS Clock Cycle Frequency (SCLK) — 10 — 10 — 10 — 10 MHz tSCLK Serial Clock Cycle 100 — 100 — 100 — 100 — ns tSCKH Serial Clock High 45 — 45 — 45 — 45 — ns tSCKL Serial Clock Low 45 — 45 — 45 — 45 — ns tSDS Serial Data In Setup 15 — 15 — 15 — 15 — ns tSDH Serial Data In Hold 5 — 5 — 5 — 5 — ns tSENS Serial Enable Setup 5 — 5 — 5 — 5 — ns tSENH Serial Enable Hold 5 — 5 — 5 — 5 — ns tRS Reset Pulse Width(2) 30 — 30 — 30 — 30 — ns tRSS ResetSetupTime 15 — 15 — 15 — 15 — ns tHRSS HSTL Reset Setup Time 4 — 4 — 4 — 4 — µs tRSR Reset Recovery Time 10 — 10 — 10 — 10 — ns tRSF Reset to Flag and Output Time — 10 — 12 — 15 — 15 ns tWFF Write Clock to FF or IR — 3.4 — 3.6 — 3.8 — 4.5 ns tREF Read Clock to EF or OR — 3.4 — 3.6 — 3.8 — 4.5 ns tPAFS Write Clock to Synchronous Programmable Almost-Full Flag — 3.4 — 3.6 — 3.8 — 4.5 ns tPAES Read Clock to Synchronous Programmable Almost-Empty Flag — 3.4 — 3.6 — 3.8 — 4.5 ns tERCLK RCLK to Echo RCLK output — 3.8 — 4 — 4.3 — 5 ns tCLKEN RCLK to Echo REN output — 3.4 — 3.6 — 3.8 — 4.5 ns tRCSLZ RCLK to Active from High-Z(3) — 3.4 — 3.6 — 3.8 — 4.5 ns tRCSHZ RCLK to High-Z(3) — 3.4 — 3.6 — 3.8 — 4.5 ns tSKEW1 Skew time between RCLK and WCLK for EF/OR and FF/IR 3.5 — 4 —5 —7 — ns tSKEW2 Skew time between RCLK and WCLK for PAE and PAF 4— 5— 6 — 8 — ns |
Similar Part No. - IDT72T7285L6BB |
|
Similar Description - IDT72T7285L6BB |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |