Electronic Components Datasheet Search |
|
U63716DC70 Datasheet(PDF) 11 Page - List of Unclassifed Manufacturers |
|
U63716DC70 Datasheet(HTML) 11 Page - List of Unclassifed Manufacturers |
11 / 13 page 11 April 7, 2005 U63716 Device Operation The U63716 has two separate modes of operation: SRAM mode and nonvolatile mode. The memory ope- rates in SRAM mode as a standard static RAM. Data is transferred in nonvolatile mode from SRAM to EEPROM (the STORE operation) or from EEPROM to SRAM (the RECALL operation). In this mode SRAM functions are disabled. STORE cycles may be initiated under user control via a software sequence and are also automatically initiated when the power supply voltage level of the chip falls below VSWITCH. RECALL operations are automatically initiated upon power up and may also occur when the VCC rises above VSWITCH, after a low power condition. RECALL cycles may also be initiated by a software sequence. SRAM READ The U63716 performs a READ cycle whenever E and G are LOW and W is HIGH. The address specified on pins A0 - A10 determines which of the 2048 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid after a delay of tcR. If the READ is initiated by E or G, the outputs will be valid at ta(E) or at ta(G), whichever is later. The data outputs will repeatedly respond to address changes within the tcR access time without the need for transition on any control input pins, and will remain valid until another address change or until E or G is brought HIGH or W is brought LOW. SRAM WRITE A WRITE cycle is performed whenever E and W are LOW. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either E or W goes HIGH at the end of the cycle. The data on pins DQ0 - 7 will be written into the memory if it is valid tsu(D) before the end of a W controlled WRITE or tsu(D) before the end of an E controlled WRITE. It is recommended that G is kept HIGH during the entire WRITE cycle to avoid data bus contention on the common I/O lines. If G is left LOW, internal circuitry will turn off the output buffers tdis (W) after W goes LOW. Automatic STORE During normal operation, the U63716 will draw current from VCC to charge up an integrated capacitor. This stored charge will be used by the chip to perform a sin- gle STORE operation. If the voltage on the VCC pin drops below VSWITCH, the part will automatically discon- nect the internal components from the external power supply with a typical delay of 150 ns and initiate a STORE operation with tPDSTORE max. 10 ms. In order to prevent unneeded STORE operations, auto- matic STORE will be ignored unless at least one WRITE operation has taken place since the most recent STORE or RECALL cycle. Software initiated STORE cycles are performed regardless of whether or not a WRITE operation has taken place. SRAM READ and WRITE operations that are in pro- gress after an automatic STORE cycle on power down is requested are given time to complete before the STORE operation is initiated. During tDELAY multiple SRAM READ operations may take place. If a WRITE is in progress it will be allowed a time, tDELAY, to complete. Any SRAM WRITE cycles requested after the VCC pin drops below VSWITCH will be inhibited. Automatic RECALL During power up, an automatic RECALL takes place. At a low power condition (power supply voltage < VSWITCH) an internal RECALL request may be latched. As soon as power supply voltage exceeds the sense voltage of VSWITCH, a requested RECALL cycle will automatically be initiated and will take tRESTORE to complete. If the U63716 is in a WRITE state at the end of power up RECALL, the SRAM data will be corrupted. To help avoid this situation, a 10 k Ω resistor should be connected between W and power supply voltage. Software Nonvolatile STORE The U63716 software controlled STORE cycle is initia- ted by executing sequential READ cycles from six spe- cific address locations. By relying on READ cycles only, the U63716 implements nonvolatile operation while remaining compatible with standard 2K x 8 SRAMs. During the STORE cycle, an erase of the previous non- volatile data is performed first, followed by a parallel programming of all the nonvolatile elements. Once a STORE cycle is initiated, further inputs and outputs are disabled until the cycle is completed. Because a sequence of addresses is used for STORE initiation, it is important that no other READ or WRITE accesses intervene in the sequence or the sequence will be aborted. To initiate the STORE cycle the following READ sequence must be performed: 1. Read addresses 000 (hex) Valid READ 2. Read addresses 555 (hex) Valid READ 3. Read addresses 2AA (hex) Valid READ 4. Read addresses 7FF (hex) Valid READ 5. Read addresses 0F0 (hex) Valid READ 6. Read addresses 70F (hex) Initiate STORE Cycle |
Similar Part No. - U63716DC70 |
|
Similar Description - U63716DC70 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |