Electronic Components Datasheet Search |
|
HFA3842IN96 Datasheet(PDF) 5 Page - Intersil Corporation |
|
HFA3842IN96 Datasheet(HTML) 5 Page - Intersil Corporation |
5 / 26 page 5 TABLE 5. PORT PIN USES FOR PRISM APPLICATION PIN NAME PRISM I USE PRISM II USE 20 RXC RXC - Receive Clock RXC - Receive Clock 19 RXD RXD - Receive Data RXD - Receive Data 18 TXC TXC - Transmit Clock TXC - Transmit Clock 17 TXD TXD - Transmit Data TXD - Transmit Data 31 PJ0 SCLK - Clock for the SD Serial Bus SCLK - Clock for the SD Serial Bus 30 PJ1 SD - Serial Bidirectional Data Bus SD - Serial Bi-Directional Data Bus 32 PJ2 R/W - An input to the HFA3860A Used to Change the Direction of the SD Bus When Reading or WritingDataonthe SD Bus Not Used 29 PJ3 CS - A Chip Select for the Device to Activate the Serial Control Port (Active Low) CS_BAR - Chip Select for HFA3861 Baseband (Active Low) 65 PJ4 Not Used PE1 - Power Enable 1 8 PJ5 SYNTH_LE - Latches a Frame of 22 Bits After it has Been Shifted by the SCLK into the Synthesizer Registers LE_IF - Load Enable for HFA3783 Quad IF 7 PJ6 LED - Activity Indicator LED - Activity Indicator 9 PJ7 Not Used RADIO_PE - RF Power Enable 35 PK0 Not Used LE_RF - Load Enable for HFA3683 RF Chip 34 PK1 Not Used SYNTHCLK - Serial Clock to Front End Chips 33 PK2 Not Used SYNTHDATA - Serial Data to Front End Chips 63 PK3 TX_PE_RF - Power Enable PA_PE - Transmit PA Power Enable 64 PK4 RX_PE_RF - Power Enable PE2 - Power Enable 2 21 PK5 MD_RDY - Header Data and Data Packet are ReadytobeTransferredFromBasebandonRXD MDREADY - Header Data and Data Packet are ReadytobeTransferredfromBasebandonRXD 22 PK6 CCA - Signal that the Channel is Clear to Transmit CCA - Signal that the Channel is Clear to Transmit 23 PK7 RADIO_PE - Master Power Control for the RF Section CAL_EN - Calibration Mode Enable 15 PL0 TX_PE and PA_PE - Transmit Enable to Baseband TX_PE - Transmit Enable to Baseband 27 PL1 RX_PE - Receive Enable to Baseband RX_PE - Receive Enable to Baseband 26 PL2 RESET - Reset to Baseband RESET_BB - Reset Baseband 28 PL3 Not Used T/R-SW_BAR - Transient/Receive Control (Inverted) 43 PL4 MA19 (If Required) MA19 (If Required) 12 PL5 MA20 (If Required) MA20 (If Required) 11 PL6 MA21 (If Required) MA21 (If Required) 93 PL7 TX_RDY - Baseband Ready to Receive Data on TXD (Not Used By Firmware) T/R_SW - Transmit/Receive Control HFA3842 |
Similar Part No. - HFA3842IN96 |
|
Similar Description - HFA3842IN96 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |