Electronic Components Datasheet Search |
|
AD5246 Datasheet(PDF) 3 Page - Analog Devices |
|
AD5246 Datasheet(HTML) 3 Page - Analog Devices |
3 / 20 page AD5246 ELECTRICAL CHARACTERISTICS—5 kΩ VERSION Table 1. VDD = 5 V ±10% or 3 V ± 10%; VA = +VDD; –40°C < TA < +125°C; unless otherwise noted Parameter Symbol Conditions Min Typ1 Max Unit DC CHARACTERISTICS—RHEOSTAT MODE Resistor Differential Nonlinearity2 R-DNL RWB –1.5 ±0.1 +1.5 LSB Resistor Integral Nonlinearity2 R-INL RWB –4 ±0.75 +4 LSB Nominal Resistor Tolerance3 ∆RAB TA = 25°C –30 +30 % Resistance Temperature Coefficient ∆RAB/∆T Wiper = No Connect 45 ppm/°C RWB RWB Code=0x00, VDD = 5 V 75 150 Ω Code=0x00, VDD = 2.7 V 150 400 Ω RESISTOR TERMINALS Voltage Range4 VB, W GND VDD V Capacitance5 B CB f = 1 MHz, Measured to GND, Code = 0x40 45 pF Capacitance5 W CW f = 1 MHz, Measured to GND, Code = 0x40 60 pF Common-Mode Leakage ICM 1 nA DIGITAL INPUTS AND OUTPUTS Input Logic High VIH VDD = 5 V 2.4 V Input Logic Low VIL VDD = 5 V 0.8 V Input Logic High VIH VDD = 3 V 2.1 V Input Logic Low VIL VDD = 3 V 0.6 V Input Current IIL VIN = 0 V or 5 V ±1 µA Input Capacitance5 CIL 5 pF POWER SUPPLIES Power Supply Range VDD RANGE 2.7 5.5 V Supply Current IDD VIH = 5 V or VIL = 0 V 3 8 µA Power Dissipation6 PDISS VIH = 5 V or VIL = 0 V, VDD = 5 V 40 µW Power Supply Sensitivity PSSR VDD = +5 V ± 10%, Code = Midscale ±0.01 ±0.02 %/% DYNAMIC CHARACTERISTICS5, 7 Bandwidth –3 dB BW_5K RAB = 5 kΩ, Code = 0x40 1.2 MHz Total Harmonic Distortion THDW VA = 1 V rms, VB = 0 V, f = 1 kHz 0.05 % VW Settling Time tS VA = 5 V, ±1 LSB Error Band 1 µs Resistor Noise Voltage Density eN_WB RWB = 2.5 kΩ, RS = 0 Ω 6 nV/√Hz 1 Typical specifications represent average readings at 25°C and VDD = 5 V. 2 Resistor position nonlinearity error R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. Parts are guaranteed monotonic. 3 Code = 0x7F. 4 Resistor terminals A and W have no limitations on polarity with respect to each other. 5 Guaranteed by design and not subject to production test. 6 PDISS is calculated from (IDD × VDD). CMOS logic level inputs result in minimum power dissipation. 7 All dynamic characteristics use VDD = 5 V. Rev. 0 | Page 3 of 20 |
Similar Part No. - AD5246 |
|
Similar Description - AD5246 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |