Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

XR88C192IP Datasheet(PDF) 7 Page - Exar Corporation

Part # XR88C192IP
Description  DUAL UNIVERSAL ASYNCHRONOUS RECEIVER AND TRANSMITTER
Download  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  EXAR [Exar Corporation]
Direct Link  http://www.exar.com
Logo EXAR - Exar Corporation

XR88C192IP Datasheet(HTML) 7 Page - Exar Corporation

Back Button XR88C192IP Datasheet HTML 3Page - Exar Corporation XR88C192IP Datasheet HTML 4Page - Exar Corporation XR88C192IP Datasheet HTML 5Page - Exar Corporation XR88C192IP Datasheet HTML 6Page - Exar Corporation XR88C192IP Datasheet HTML 7Page - Exar Corporation XR88C192IP Datasheet HTML 8Page - Exar Corporation XR88C192IP Datasheet HTML 9Page - Exar Corporation XR88C192IP Datasheet HTML 10Page - Exar Corporation XR88C192IP Datasheet HTML 11Page - Exar Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 32 page
background image
XR88C92/192
7
Rev. 1.31
INTERNAL CONTROL LOGIC
The internal control logic of the XR88C92/192 receives
operation commands from the central processing unit
(CPU) and generates appropriate signals to the internal
sections to control device operation. The internal control
logic takes in the following inputs:
-CS, which is the XR88C92/192 chip-select;
-IOR (read) and -IOW (write), which allow data
transfers between the CPU and XR88C92/192
via the data bus (D0 to D7);
four register-select lines (A0 through A3) which are
decoded to allow access to the registers within the
XR88C92/192;
RESET (reset), which initializes or resets all
outputs and internal registers.
COMMUNICATION CHANNELS A AND B
Each communication channel includes a full-duplex
asynchronous receiver/transmitter (UART). The oper-
ating frequency for each receiver and each transmitter
can be selected independently from the baud rate
generator, the Counter/Timer (C/T), or from an external
clock. The transmitter accepts parallel data from the
CPU, converts it to a serial bit stream in the form of a
character and outputs it on the Transmit Data output pin
(TXA, TXB). The character consists of start, stop, and
optional parity bits, The receiver accepts serial data on
the Receive Data input pin (RXA, RXB), converts this
serial input to parallel format, checks for a start bit, stop
bit, parity bit (if any), framing error, overrun or break
condition, and transfers the data byte to the CPU during
read operations.
TIMING LOGIC
The timing logic consists of
a crystal oscillator,
a baud rate generator (BRG),
clock selector logic, and
a programmable 16-bit counter/timer (C/T).
The
crystal oscillator operates directly from a 3.6864
MHz crystal connected across the XTAL1 and XTAL2
inputs or from an external clock of the appropriate
frequency connected to XTAL1. The XTAL1 clock serves
as the basic timing reference for the baud rate genera-
tor, the C/T, and other internal circuits.
The
baud rate generator operates from the XTAL1 clock
input and can generate 28 commonly used data com-
munication baud rates (if a 3.6864MHz crystal or clock
is used) ranging from 50 to 230.4kbps by producing
internal clock outputs at 16 times the actual baud rate.
In addition, other baud rates can be derived by connect-
ing 16X or 1X clocks to multi-purpose input port pins IP3
- IP6 that have alternate functions as receiver or trans-
mitter clock inputs.
Clock selector logic consists of the clock selector
register (CSRA, CSRB), bits 0 & 2 of Mode Register 0
(MR0A, MR0B) and bit-7 of Auxilliary Control Register
(ACR). These allow various combinations of these baud
rates for receiver and transmitter of each channel. See
Baud Rate Table on page 18 for more details.
The
programmable 16-bit counter/timer (C/T) can pro-
duce a 16X clock for other baud rates by counting down
its programmed clock source. Users can program the
16 bit C/T within the XR88C92/192 to use one of several
clock sources as its input. The output of the C/T is
available to the internal clock selectors and can also be
programmed to appear at output OP3. In the timer mode,
the C/T acts as a programmable divider and can
generate a square-wave output at OP3. In the counter
mode, the C/T can be started and stopped under
program control. When stopped, the CPU can read its
contents. The counter counts down the number of
pulses stored in the concatenation of the C/T upper
register and C/T lower register and produces an inter-
rupt. This is a system-oriented feature that can be used
to record timeouts when implementing various applica-
tion protocols.
INTERRUPT CONTROL LOGIC
The following registers are associated with the interrupt
control logic:
· Interrupt Mask Register (IMR)
· Interrupt Status Register (ISR)
· Auxiliary Control Register (ACR)
A single active-low interrupt output (-INT) can notify the
CPU that any of eight internal events has occurred.
These eight events are described in the discussion of
the interrupt status register (ISR). User can program the
interrupt mask register (IMR) to allow only certain
conditions to cause -INT to be asserted while the CPU
can read the ISR to determine all currently active
interrupting conditions. In addition, users can program


Similar Part No. - XR88C192IP

ManufacturerPart #DatasheetDescription
logo
Exar Corporation
XR88C192IJ EXAR-XR88C192IJ Datasheet
180Kb / 32P
   DUAL UNIVERSAL ASYNCHRONOUS RECEIVER AND TRANSMITTER
XR88C192IV EXAR-XR88C192IV Datasheet
180Kb / 32P
   DUAL UNIVERSAL ASYNCHRONOUS RECEIVER AND TRANSMITTER
XR88C192IV-F EXAR-XR88C192IV-F Datasheet
185Kb / 32P
   DUAL UNIVERSAL ASYNCHRONOUS RECEIVER AND TRANSMITTER
More results

Similar Description - XR88C192IP

ManufacturerPart #DatasheetDescription
logo
Exar Corporation
XR88C192IV-F EXAR-XR88C192IV-F Datasheet
185Kb / 32P
   DUAL UNIVERSAL ASYNCHRONOUS RECEIVER AND TRANSMITTER
XR68C192 EXAR-XR68C192 Datasheet
282Kb / 32P
   DUAL UNIVERSAL ASYNCHRONOUS RECEIVER AND TRANSMITTER
XR68C92 EXAR-XR68C92_05 Datasheet
188Kb / 33P
   DUAL UNIVERSAL ASYNCHRONOUS RECEIVER AND TRANSMITTER
XR88C92 EXAR-XR88C92_05 Datasheet
180Kb / 32P
   DUAL UNIVERSAL ASYNCHRONOUS RECEIVER AND TRANSMITTER
logo
NXP Semiconductors
SC28L202 PHILIPS-SC28L202 Datasheet
531Kb / 77P
   Dual universal asynchronous receiver/transmitter DUART
2000 Feb 10
SC26C92 PHILIPS-SC26C92 Datasheet
203Kb / 31P
   Dual universal asynchronous receiver/transmitter DUART
2000 Jan 31
logo
List of Unclassifed Man...
H8250 ETC-H8250 Datasheet
49Kb / 7P
   Universal Asynchronous Receiver/Transmitter
logo
Altera Corporation
A6402 ALTERA-A6402 Datasheet
228Kb / 8P
   Universal Asynchronous Receiver/Transmitter
logo
Winbond
W86C450 WINBOND-W86C450 Datasheet
1Mb / 28P
   UNIVERSAL ASYNCHRONOUS RECEIVER /TRANSMITTER
logo
TelCom Semiconductor, I...
AY-3-1013A TELCOM-AY-3-1013A Datasheet
775Kb / 13P
   UNIVERSAL ASYNCHRONOUS RECEIVER / TRANSMITTER
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com