Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

DP83815 Datasheet(PDF) 8 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor. Click here to check the latest version.
Part # DP83815
Description  10/100 Mb/s Integrated PCI Ethernet Media Access Controller and Physical Layer (MacPhyter)
Download  108 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

DP83815 Datasheet(HTML) 8 Page - National Semiconductor (TI)

Back Button DP83815 Datasheet HTML 4Page - National Semiconductor (TI) DP83815 Datasheet HTML 5Page - National Semiconductor (TI) DP83815 Datasheet HTML 6Page - National Semiconductor (TI) DP83815 Datasheet HTML 7Page - National Semiconductor (TI) DP83815 Datasheet HTML 8Page - National Semiconductor (TI) DP83815 Datasheet HTML 9Page - National Semiconductor (TI) DP83815 Datasheet HTML 10Page - National Semiconductor (TI) DP83815 Datasheet HTML 11Page - National Semiconductor (TI) DP83815 Datasheet HTML 12Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 108 page
background image
8
www.national.com
2.0 Pin Description (Continued)
Note: MII is normally tri-stated, unless enabled by CFG:EXT_PHY. See Section 4.2.2.
Media Independent Interface (MII)
Symbol
LQFP Pin
No(s)
LBGA Pin
No(s)
Dir
Description
COL
28
C5
I
Collision Detect: The COL signal is asserted high asynchronously
by the external PMD upon detection of a collision on the medium. It
will remain asserted as long as the collision condition persists.
CRS
29
B5
I
Carrier Sense: This signal is asserted high asynchronously by the
external PMD upon detection of a non-idle medium.
MDC
5
A11
O
Management Data Clock: Clock signal with a maximum rate of 2.5
MHz used to transfer management data for the external PMD on the
MDIO pin.
MDIO
4
C11
I/O
Management Data I/O: Bidirectional signal used to transfer
management information for the external PMD. (See Section 3.12.4
for details on connections when MII is used.)
RXCLK
6
D11
I
Receive Clock: A continuous clock, sourced by an external PMD
device, that is recovered from the incoming data. During 100 Mb/s
operation RXCLK is 25 MHz and during 10 Mb/s this is 2.5 MHz.
RXD3/MA9,
RXD2/MA8,
RXD1/MA7,
RXD0/MA6
12,
11,
10,
7
A9,
B9,
D10,
B10
I
O
Receive Data: Sourced from an external PMD, that contains data
aligned on nibble boundaries and are driven synchronous to RXCLK.
RXD[3] is the most significant bit and RXD[0] is the least significant
bit.
BIOS ROM Address: During external BIOS ROM access, these
signals become part of the ROM address.
RXDV/MA11
15
B8
I
O
Receive Data Valid: Indicates that the external PMD is presenting
recovered and decoded nibbles on the RXD signals, and that RXCLK
is synchronous to the recovered data in 100 Mb/s operation. This
signal will encompass the frame, starting with the Start-of-Frame
delimiter (JK) and excluding any End-of-Frame delimiter (TR).
BIOS ROM Address: During external BIOS ROM access, this signal
becomes part of the ROM address.
RXER/MA10
14
D9
I
O
Receive Error: Asserted high synchronously by the external PMD
whenever it detects a media error and RXDV is asserted in 100 Mb/s
operation.
BIOS ROM Address: During external BIOS ROM access, this signal
becomes part of the ROM address.
RXOE
13
C9
O
Receive Output Enable: Used to disable an external PMD while the
BIOS ROM is being accessed.
TXCLK
31
A4
I
Transmit Clock: A continuous clock that is sourced by the external
PMD. During 100 Mb/s operation this is 25 MHz +/- 100 ppm. During
10 Mb/s operation this clock is 2.5 MHz +/- 100 ppm.
TXD3/MA15,
TXD2/MA14,
TXD1/MA13,
TXD0/MA12
25,
24,
23,
22
B6,
C6,
A6,
D7
O
O
Transmit Data: Signals which are driven synchronous to the TXCLK
for transmission to the external PMD. TXD[3] is the most significant
bit and TXD[0] is the least significant bit.
BIOS ROM Address: During external BIOS ROM access, these
signals become part of the ROM address.
TXEN
30
D5
O
Transmit Enable: This signal is synchronous to TXCLK and
provides precise framing for data carried on TXD[3-0] for the external
PMD. It is asserted when TXD[3-0] contains valid data to be
transmitted.


Similar Part No. - DP83815

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
DP83815 TI1-DP83815 Datasheet
969Kb / 110P
[Old version datasheet]   10/100 Mb/s Integrated PCI Ethernet Media Access Controller and Physical Layer (MacPhyter)
DP83815DUJB TI1-DP83815DUJB Datasheet
969Kb / 110P
[Old version datasheet]   10/100 Mb/s Integrated PCI Ethernet Media Access Controller and Physical Layer (MacPhyter)
DP83815DUJB/NOPB TI1-DP83815DUJB/NOPB Datasheet
969Kb / 110P
[Old version datasheet]   10/100 Mb/s Integrated PCI Ethernet Media Access Controller and Physical Layer (MacPhyter)
DP83815DVNG TI1-DP83815DVNG Datasheet
969Kb / 110P
[Old version datasheet]   10/100 Mb/s Integrated PCI Ethernet Media Access Controller and Physical Layer (MacPhyter)
DP83815DVNG/NOPB TI1-DP83815DVNG/NOPB Datasheet
969Kb / 110P
[Old version datasheet]   10/100 Mb/s Integrated PCI Ethernet Media Access Controller and Physical Layer (MacPhyter)
More results

Similar Description - DP83815

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
DP83815 TI1-DP83815_11 Datasheet
969Kb / 110P
[Old version datasheet]   10/100 Mb/s Integrated PCI Ethernet Media Access Controller and Physical Layer (MacPhyter)
DP83816AVNG-NOPB TI1-DP83816AVNG-NOPB Datasheet
854Kb / 109P
[Old version datasheet]   10/100 Mb/s Integrated PCI Ethernet Media Access Controller and Physical Layer (MacPhyter-II)
logo
National Semiconductor ...
DP83816 NSC-DP83816 Datasheet
814Kb / 106P
   10/100 Mb/s Integrated PCI Ethernet Media Access Controller and Physical Layer (MacPHYTER-II )
DP83816 NSC-DP83816 Datasheet
1Mb / 105P
   DP83816 10/100 Mb/s Integrated PCI Ethernet Media Access Controller and Physical Layer (MacPHYTER-II)
logo
Texas Instruments
DP83816AVNG TI1-DP83816AVNG Datasheet
853Kb / 108P
[Old version datasheet]   DP83816 10/100 Mb/s Integrated PCI Ethernet Media Access Controller and Physical Layer
logo
Silan Microelectronics ...
SC92031 SILAN-SC92031 Datasheet
476Kb / 38P
   10/100 MBPS INTEGRATED PCI ETHERNET MEDIA ACCESS CONTROLLER AND PHYSICAL LAYER
logo
Texas Instruments
DP83816 TI1-DP83816 Datasheet
1Mb / 112P
[Old version datasheet]   10/100 Mb/s Integrated PCI Ethernet Media Access Controller
DP83816EX TI1-DP83816EX Datasheet
843Kb / 108P
[Old version datasheet]   DP83816EX 10/100 Mb/s Integrated PCI Ethernet Media Access Controller and Physical Layer (MacPhyter-II)Extended Temperature Range 0 to 85 Degrees C
DP83840AVCE TI1-DP83840AVCE Datasheet
682Kb / 91P
[Old version datasheet]   10/100 Mb/s Ethernet Physical Layer
logo
National Semiconductor ...
DP83840A NSC-DP83840A Datasheet
434Kb / 89P
   10/100 Mb/s Ethernet Physical Layer
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com