Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

FDC37B80X Datasheet(PDF) 33 Page - SMSC Corporation

Part # FDC37B80X
Description  PC98/99 Compliant Enhanced Super I/O Controller with Keyboard/Mouse Wake-Up
Download  194 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SMSC [SMSC Corporation]
Direct Link  http://www.smsc.com
Logo SMSC - SMSC Corporation

FDC37B80X Datasheet(HTML) 33 Page - SMSC Corporation

Back Button FDC37B80X Datasheet HTML 29Page - SMSC Corporation FDC37B80X Datasheet HTML 30Page - SMSC Corporation FDC37B80X Datasheet HTML 31Page - SMSC Corporation FDC37B80X Datasheet HTML 32Page - SMSC Corporation FDC37B80X Datasheet HTML 33Page - SMSC Corporation FDC37B80X Datasheet HTML 34Page - SMSC Corporation FDC37B80X Datasheet HTML 35Page - SMSC Corporation FDC37B80X Datasheet HTML 36Page - SMSC Corporation FDC37B80X Datasheet HTML 37Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 194 page
background image
33
PS/2 mode - (IDENT low, MFM high)
This mode supports the PS/2 models 50/60/80
configuration and register set. The DMA bit of
the DOR becomes a "don't care", (FINTR and
DRQ are always valid), TC and DENSEL
become active low.
Model 30 mode - (IDENT low, MFM low)
This
mode
supports
PS/2
Model
30
configuration and register set. The DMA enable
bit of the DOR becomes valid (FINTR and DRQ
can be hi Z), TC is active high and DENSEL is
active low.
DMA TRANSFERS
DMA transfers are enabled with the Specify
command and are initiated by the FDC by
activating the FDRQ pin during a data transfer
command.
The FIFO is enabled directly by
asserting nDACK and addresses need not be
valid.
Note that if the DMA controller (i.e. 8237A) is
programmed to function in verify mode, a
pseudo read is performed by the FDC based
only on nDACK.
This mode is only available
when the FDC has been configured into byte
mode (FIFO disabled) and is programmed to do
a read.
With the FIFO enabled, the FDC can
perform the above operation by using the new
Verify command; no DMA operation is needed.
The FDC37B80x supports two DMA transfer
modes for the FDC: Single Transfer and Burst
Transfer. In the case of the single transfer, the
DMA Req goes active at the start of the DMA
cycle, and the DMA Req is deasserted after the
nDACK. In the case of the burst transfer, the
Req is held active until the last transfer
(independent of nDACK). See timing diagrams
for more information.
Burst mode is enabled via Bit[1] of CRF0 in
Logical Device 0. Setting Bit[1]=0 enables burst
mode; the default is Bit[1]=1, for non-burst
mode.
CONTROLLER PHASES
For simplicity, command handling in the FDC
can be divided into three phases: Command,
Execution, and Result. Each phase is described
in the following sections.
Command Phase
After a reset, the FDC enters the command
phase and is ready to accept a command from
the host. For each of the commands, a defined
set of command code bytes and parameter
bytes has to be written to the FDC before the
command phase is complete. (Please refer to
Table 19 for the command set descriptions).
These bytes of data must be transferred in the
order prescribed.
Before writing to the FDC, the host must
examine the RQM and DIO bits of the Main
Status Register. RQM and DIO must be equal
to "1" and "0" respectively before command
bytes may be written. RQM is set false by the
FDC after each write cycle until the received
byte is processed. The FDC asserts RQM again
to request each parameter byte of the command
unless
an
illegal
command
condition
is
detected.
After the last parameter byte is
received, RQM remains "0" and the FDC
automatically enters the next phase as defined
by the command definition.
The FIFO is disabled during the command
phase to provide for the proper handling of the
"Invalid Command" condition.
Execution Phase
All data transfers to or from the FDC occur
during the execution phase, which can proceed
in DMA or non-DMA mode as indicated in the
Specify command.
After a reset, the FIFO is disabled. Each data
byte is transferred by an FINT or FDRQ
depending on the DMA mode.
The Configure


Similar Part No. - FDC37B80X

ManufacturerPart #DatasheetDescription
logo
SMSC Corporation
FDC37B727 SMSC-FDC37B727 Datasheet
1Mb / 244P
   128 Pin Enhanced Super I/O Controller with ACPI Support
FDC37B727-NS SMSC-FDC37B727-NS Datasheet
822Kb / 238P
   128 Pin Enhanced Super I/O Controller with ACPI Support
FDC37B72X SMSC-FDC37B72X Datasheet
1Mb / 244P
   128 Pin Enhanced Super I/O Controller with ACPI Support
FDC37B72X SMSC-FDC37B72X Datasheet
831Kb / 238P
   128 Pin Enhanced Super I/O Controller with ACPI Support
FDC37B72X SMSC-FDC37B72X_07 Datasheet
831Kb / 238P
   128 Pin Enhanced Super I/O Controller with ACPI Support
More results

Similar Description - FDC37B80X

ManufacturerPart #DatasheetDescription
logo
SMSC Corporation
FDC37M81 SMSC-FDC37M81 Datasheet
574Kb / 198P
   PC98/99 Compliant Enhanced Super I/O Controller with Keyboard/Mouse Wake-Up
FDC37M81X SMSC-FDC37M81X Datasheet
693Kb / 198P
   PC98/99 Compliant Enhanced Super I/O Controller with Keyboard/Mouse Wake-Up
logo
List of Unclassifed Man...
FDC37M70X ETC-FDC37M70X Datasheet
597Kb / 194P
   Enhanced Super I/O Controller with Wake-Up
logo
SMSC Corporation
37B77X SMSC-37B77X Datasheet
573Kb / 196P
   ENHANCED SUPER I/O CONTROLLER WITH WAKE UP FEATURES
FDC37M707 SMSC-FDC37M707 Datasheet
810Kb / 194P
   SUPER I/O CONTROLLER WITH WAKE UP FEATURES
FDC37M707 SMSC-FDC37M707_07 Datasheet
690Kb / 194P
   Super I/O Controller with Wake-Up Features
logo
National Semiconductor ...
PC87351 NSC-PC87351 Datasheet
358Kb / 86P
   PC87351 PC98 and ACPI Compliant SuperI/O with System Wake-Up Control
PC87338 NSC-PC87338 Datasheet
1Mb / 221P
   ACPI 1.0 and PC98/99 Compliant SuperI/O
logo
Microchip Technology
FDC37C669-MT MICROCHIP-FDC37C669-MT Datasheet
593Kb / 162P
   PC 98/99 Compliant Super I/O Floppy Disk Controller
Rev. 06/29/2007
logo
SMSC Corporation
FDC37C669 SMSC-FDC37C669_07 Datasheet
575Kb / 164P
   PC 98/99 Compliant Super I/O Floppy Disk Controller with Infrared Support
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com