Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

IS61NLP12832-5B Datasheet(PDF) 1 Page - Integrated Silicon Solution, Inc

Part # IS61NLP12832-5B
Description  PIPELINE NO WAIT STATE BUS SRAM
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ISSI [Integrated Silicon Solution, Inc]
Direct Link  http://www.issi.com
Logo ISSI - Integrated Silicon Solution, Inc

IS61NLP12832-5B Datasheet(HTML) 1 Page - Integrated Silicon Solution, Inc

  IS61NLP12832-5B Datasheet HTML 1Page - Integrated Silicon Solution, Inc IS61NLP12832-5B Datasheet HTML 2Page - Integrated Silicon Solution, Inc IS61NLP12832-5B Datasheet HTML 3Page - Integrated Silicon Solution, Inc IS61NLP12832-5B Datasheet HTML 4Page - Integrated Silicon Solution, Inc IS61NLP12832-5B Datasheet HTML 5Page - Integrated Silicon Solution, Inc IS61NLP12832-5B Datasheet HTML 6Page - Integrated Silicon Solution, Inc IS61NLP12832-5B Datasheet HTML 7Page - Integrated Silicon Solution, Inc IS61NLP12832-5B Datasheet HTML 8Page - Integrated Silicon Solution, Inc IS61NLP12832-5B Datasheet HTML 9Page - Integrated Silicon Solution, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 20 page
background image
This document contains PRELIMINARY INFORMATION data. ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the
best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 2000, Integrated Silicon Solution, Inc.
Integrated Silicon Solution, Inc. — 1-800-379-4774
1
PRELIMINARY INFORMATION
Rev. 00C
11/30/00
IS61NP12832
IS61NP12836
IS61NP25618
IS61NLP12832 IS61NLP12836 IS61NLP25618
ISSI®
FEATURES
• 100 percent bus utilization
• No wait cycles between Read and Write
• Internal self-timed write cycle
• Individual Byte Write Control
• Single R/W (Read/Write) control pin
• Clock controlled, registered address,
data and control
• Interleaved or linear burst sequence control
using MODE input
• Three chip enables for simple depth expansion
and address pipelining for TQFP
• Power Down mode
• Common data inputs and data outputs
CKE pin to enable clock and suspend operation
• JEDEC 100-pin TQFP, 119 PBGA package
• Single +3.3V power supply (± 5%)
• NP Version: 3.3V I/O Supply Voltage
• NLP Version: 2.5V I/O Supply Voltage
• Industrial temperature available
DESCRIPTION
The 4 Meg 'NP' product family feature high-speed,
low-power synchronous static RAMs designed to provide
a burstable, high-performance, 'no wait' state, device for
network and communications customers. They are
organized as 131,072 words by 32 bits, 131,072 words
by 36 bits and 262,144 words by 18 bits, fabricated with
ISSI's advanced CMOS technology.
Incorporating a 'no wait' state feature, wait cycles are
eliminated when the bus switches from read to write, or
write to read. This device integrates a 2-bit burst counter,
high-speed SRAM core, and high-drive capability outputs
into a single monolithic circuit.
All synchronous inputs pass through registers are controlled
by a positive-edge-triggered single clock input. Operations
may be suspended and all synchronous inputs ignored
when Clock Enable,
CKE is HIGH. In this state the internal
device will hold their previous values.
All Read, Write and Deselect cycles are initiated by the
ADV input. When the ADV is HIGH the internal burst
counter is incremented. New external addresses can be
loaded when ADV is LOW.
Write cycles are internally self-timed and are initiated by
the rising edge of the clock inputs and when
WE is LOW.
Separate byte enables allow individual bytes to be written.
A burst mode pin (MODE) defines the order of the burst
sequence. When tied HIGH, the interleaved burst sequence
is selected. When tied LOW, the linear burst sequence is
selected.
128K x 32, 128K x 36 and 256K x 18
PIPELINE 'NO WAIT' STATE BUS SRAM
PRELIMINARY INFORMATION
OCTOBER 2000
FAST ACCESS TIME
Symbol
Parameter
-150*
-133
-100
Units
tKQ
Clock Access Time
3.8
4.2
5
ns
tKC
Cycle Time
6.7
7.5
10
ns
Frequency
150
133
100
MHz
*This speed available only in NP version


Similar Part No. - IS61NLP12832-5B

ManufacturerPart #DatasheetDescription
logo
Integrated Silicon Solu...
IS61NLP12832A ISSI-IS61NLP12832A Datasheet
200Kb / 29P
   128K x 32, 128K x 36, and 256K x 18 4Mb, PIPELINE (NO WAIT) STATE BUS SRAM
IS61NLP12832A-200B2 ISSI-IS61NLP12832A-200B2 Datasheet
200Kb / 29P
   128K x 32, 128K x 36, and 256K x 18 4Mb, PIPELINE (NO WAIT) STATE BUS SRAM
IS61NLP12832A-200B2I ISSI-IS61NLP12832A-200B2I Datasheet
200Kb / 29P
   128K x 32, 128K x 36, and 256K x 18 4Mb, PIPELINE (NO WAIT) STATE BUS SRAM
IS61NLP12832A-200B3 ISSI-IS61NLP12832A-200B3 Datasheet
200Kb / 29P
   128K x 32, 128K x 36, and 256K x 18 4Mb, PIPELINE (NO WAIT) STATE BUS SRAM
IS61NLP12832A-200B3I ISSI-IS61NLP12832A-200B3I Datasheet
200Kb / 29P
   128K x 32, 128K x 36, and 256K x 18 4Mb, PIPELINE (NO WAIT) STATE BUS SRAM
More results

Similar Description - IS61NLP12832-5B

ManufacturerPart #DatasheetDescription
logo
Integrated Silicon Solu...
IS61NVVP25672 ISSI-IS61NVVP25672 Datasheet
160Kb / 29P
   256K x 72 and 512K x 36, 18Mb PIPELINE (NO WAIT) STATE BUS SRAM
IS61NLP25636A ISSI-IS61NLP25636A Datasheet
261Kb / 37P
   256K x 36 and 512K x 18 9Mb, PIPELINE (NO WAIT) STATE BUS SRAM
IS61NP25632 ISSI-IS61NP25632 Datasheet
157Kb / 20P
   256K x 32, 256K x 36 and 512K x 18 PIPELINE NO WAIT STATE BUS SRAM
IS61NLP12832A ISSI-IS61NLP12832A Datasheet
200Kb / 29P
   128K x 32, 128K x 36, and 256K x 18 4Mb, PIPELINE (NO WAIT) STATE BUS SRAM
IS61NLP6432A ISSI-IS61NLP6432A Datasheet
130Kb / 21P
   64K x 32, 64K x 36, and 128K x 18 2Mb, PIPELINE (NO WAIT) STATE BUS SRAM
IS61NLP25672 ISSI-IS61NLP25672 Datasheet
277Kb / 35P
   256K x 72, 512K x 36 and 1M x 18 18Mb, PIPELINE (NO WAIT) STATE BUS SRAM
IS61NLF25636A ISSI-IS61NLF25636A Datasheet
236Kb / 37P
   256K x 36 and 512K x 18 9Mb, FLOW THROUGH (NO WAIT) STATE BUS SRAM
IS61NLF12836A ISSI-IS61NLF12836A Datasheet
194Kb / 27P
   128K x 36 and 256K x 18 4Mb, FLOW THROUGH (NO WAIT) STATE BUS SRAM
IS61NF25618-8.5TQ ISSI-IS61NF25618-8.5TQ Datasheet
129Kb / 20P
   128K x 32, 128K x 36 and 256K x 18 FLOW-THROUGH NO WAIT STATE BUS SRAM
logo
Integrated Circuit Solu...
IS61NW6432 ICSI-IS61NW6432 Datasheet
877Kb / 14P
   64K x 32 SYNCHRONOUS STATIC RAM WITH NO-WAIT STATE BUS FEATURE
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com