Electronic Components Datasheet Search |
|
ZL50030 Datasheet(PDF) 2 Page - Zarlink Semiconductor Inc |
|
ZL50030 Datasheet(HTML) 2 Page - Zarlink Semiconductor Inc |
2 / 73 page ZL50030 Data Sheet 2 Zarlink Semiconductor Inc. The ZL50030 supports all three of the H.110 specification required clocking modes: Primary Master, Secondary Master and Slave. Figure 1 - Functional Block Diagram Test Port Output Mux Backplane Data Memory VSS VDD RESET Interface Backplane Converter P/S & S/P C20i LSTio0 LSTio15 (4,096 channels) Local Connection Memory ODE P/S Local Interface BSTio0 BSTio31 (2,048 locations) Local Data Memory (2,048 channels) Backplane Connection Memory (4,096 locations) Internal Registers & Microprocessor Interface Output Mux APLL DPLL Local Interface Timing Unit ST_FPo0 ST_CKo0 VDD5V ST_FPo1 ST_CKo1 PCI_OE & P/S Converter |
Similar Part No. - ZL50030 |
|
Similar Description - ZL50030 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |