Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

DS31256 Datasheet(PDF) 2 Page - Maxim Integrated Products

Part # DS31256
Description  256-Channel, High-Throughput HDLC Controller
Download  183 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MAXIM [Maxim Integrated Products]
Direct Link  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

DS31256 Datasheet(HTML) 2 Page - Maxim Integrated Products

  DS31256 Datasheet HTML 1Page - Maxim Integrated Products DS31256 Datasheet HTML 2Page - Maxim Integrated Products DS31256 Datasheet HTML 3Page - Maxim Integrated Products DS31256 Datasheet HTML 4Page - Maxim Integrated Products DS31256 Datasheet HTML 5Page - Maxim Integrated Products DS31256 Datasheet HTML 6Page - Maxim Integrated Products DS31256 Datasheet HTML 7Page - Maxim Integrated Products DS31256 Datasheet HTML 8Page - Maxim Integrated Products DS31256 Datasheet HTML 9Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 183 page
background image
DS31256 256-Channel, High-Throughput HDLC Controller
2 of 183
TABLE OF CONTENTS
1. MAIN FEATUERS ............................................................................................................................. 6
2. DETAILED DESCRIPTION ............................................................................................................. 7
3. SIGNAL DESCRIPTION................................................................................................................. 13
3.1
OVERVIEW/SIGNAL LIST.............................................................................................................................. 13
3.2
SERIAL PORT INTERFACE SIGNAL DESCRIPTION ......................................................................................... 18
3.3
LOCAL BUS SIGNAL DESCRIPTION .............................................................................................................. 19
3.4
JTAG SIGNAL DESCRIPTION........................................................................................................................ 22
3.5
PCI BUS SIGNAL DESCRIPTION ................................................................................................................... 22
3.6
PCI EXTENSION SIGNALS ............................................................................................................................ 25
3.7
SUPPLY AND TEST SIGNAL DESCRIPTION.................................................................................................... 25
4. MEMORY MAP ............................................................................................................................... 26
4.1
INTRODUCTION ............................................................................................................................................ 26
4.2
GENERAL CONFIGURATION REGISTERS (0XX) ............................................................................................ 26
4.3
RECEIVE PORT REGISTERS (1XX) ................................................................................................................ 27
4.4
TRANSMIT PORT REGISTERS (2XX).............................................................................................................. 27
4.5
CHANNELIZED PORT REGISTERS (3XX) ....................................................................................................... 28
4.6 HDLC REGISTERS (4XX) ............................................................................................................................. 29
4.7
BERT REGISTERS (5XX).............................................................................................................................. 29
4.8
RECEIVE DMA REGISTERS (7XX)................................................................................................................ 29
4.9
TRANSMIT DMA REGISTERS (8XX)............................................................................................................. 30
4.10
FIFO REGISTERS (9XX) ........................................................................................................................... 30
4.11
PCI CONFIGURATION REGISTERS FOR FUNCTION 0 (PIDSEL/AXX) ...................................................... 31
4.12
PCI CONFIGURATION REGISTERS FOR FUNCTION 1 (PIDSEL/BXX) ...................................................... 31
5. GENERAL DEVICE CONFIGURATION AND STATUS/INTERRUPT.................................. 32
5.1
MASTER RESET AND ID REGISTER DESCRIPTION ....................................................................................... 32
5.2
MASTER CONFIGURATION REGISTER DESCRIPTION.................................................................................... 32
5.3
STATUS AND INTERRUPT ............................................................................................................................. 34
5.3.1
General Description of Operation ...................................................................................................... 34
5.3.2
Status and Interrupt Register Description .......................................................................................... 37
5.4
TEST REGISTER DESCRIPTION ..................................................................................................................... 43
6. LAYER 1............................................................................................................................................ 44
6.1
GENERAL DESCRIPTION............................................................................................................................... 44
6.2
PORT REGISTER DESCRIPTIONS ................................................................................................................... 48
6.3
LAYER 1 CONFIGURATION REGISTER DESCRIPTION ................................................................................... 51
6.4
RECEIVE V.54 DETECTOR............................................................................................................................ 56
6.5
BERT........................................................................................................................................................... 60
6.6
BERT REGISTER DESCRIPTION ................................................................................................................... 61
7. HDLC ................................................................................................................................................. 67
7.1
GENERAL DESCRIPTION............................................................................................................................... 67
7.2 HDLC REGISTER DESCRIPTION................................................................................................................... 69
8. FIFO ................................................................................................................................................... 74
8.1
GENERAL DESCRIPTION AND EXAMPLE ...................................................................................................... 74
8.1.1
Receive High Watermark .................................................................................................................... 76
8.1.2
Transmit Low Watermark ................................................................................................................... 76
8.2
FIFO REGISTER DESCRIPTION..................................................................................................................... 76
9. DMA ................................................................................................................................................... 83
9.1
INTRODUCTION ............................................................................................................................................ 83
9.2
RECEIVE SIDE .............................................................................................................................................. 85
9.2.1
Overview ............................................................................................................................................. 85
9.2.2
Packet Descriptors.............................................................................................................................. 90
9.2.3
Free Queue ......................................................................................................................................... 92


Similar Part No. - DS31256

ManufacturerPart #DatasheetDescription
logo
Maxim Integrated Produc...
DS31256 MAXIM-DS31256 Datasheet
1Mb / 183P
   256-Channel, High-Throughput HDLC Controller
REV: 012506
DS31256++ MAXIM-DS31256+ Datasheet
1Mb / 183P
   256-Channel, High-Throughput HDLC Controller
REV: 012506
DS31256 MAXIM-DS31256_V01 Datasheet
1Mb / 183P
   256-Channel, High-Throughput HDLC Controller
REV: 012506
More results

Similar Description - DS31256

ManufacturerPart #DatasheetDescription
logo
Maxim Integrated Produc...
DS31256 MAXIM-DS31256_V01 Datasheet
1Mb / 183P
   256-Channel, High-Throughput HDLC Controller
REV: 012506
logo
M/A-COM Technology Solu...
28560-DSH-001-B MA-COM-28560-DSH-001-B_15 Datasheet
3Mb / 274P
   HDLC Controller
28560-DSH-001-B MA-COM-28560-DSH-001-B Datasheet
3Mb / 274P
   HDLC Controller
logo
Pericom Semiconductor C...
PT7A6632 PERICOM-PT7A6632 Datasheet
379Kb / 61P
   PT7A6632 32-Channel HDLC Controller
logo
Zarlink Semiconductor I...
MV6001 ZARLINK-MV6001 Datasheet
266Kb / 12P
   HDLC/DMA CONTROLLER
logo
Analog Devices
AD7738 AD-AD7738 Datasheet
407Kb / 28P
   8-Channel, High Throughput,
REV. 0
logo
NXP Semiconductors
MC92460 NXP-MC92460 Datasheet
1,012Kb / 2P
   MULTICHANNEL HDLC CONTROLLER PERIPHERAL
MC92460EC NXP-MC92460EC Datasheet
185Kb / 16P
   MC92460 HDLC Controller Hardware Specifications
Rev. 1.0, 5/2002
logo
Intel Corporation
8273 INTEL-8273 Datasheet
1Mb / 33P
   PROGRAMMABLE HDLC/SDLC PROTOCOL CONTROLLER
logo
Infineon Technologies A...
PEB20525 INFINEON-PEB20525 Datasheet
3Mb / 252P
   2 Channel Serial Optimized Communication Controller for HDLC/PPP
Version 1.2 Sep. 2000
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com